mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![Hou Zhiqiang](/assets/img/avatar_default.png)
The GICv3 RM requires "The first 1KB of memory for the LPI Pending tables must contain only zeros on initial allocation, and this must be visible to the Redistributors, or else the effect is UNPREDICTABLE". And as the following statement, we here clear the whole Pending tables instead of the first 1KB. "An LPI Pending table that contains only zeros, including in the first 1KB, indicates that there are no pending LPIs. The first 1KB of the LPI Pending table is IMPLEMENTATION DEFINED. However, if the first 1KB of the LPI Pending table and the rest of the table contain only zeros, this must indicate that there are no pending LPIs." And there isn't any pending LPI under U-Boot, so it's unnecessary to load the contents of the Pending table during the enablement, then set the GICR_PENDBASER.PTZ flag. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Tested-by: Vladimir Oltean <vladimir.oltean@nxp.com> # NXP LS1028A Reviewed-by: Wasim Khan <wasim.khan@nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
221 lines
5.4 KiB
C
221 lines
5.4 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2019 Broadcom.
|
|
*/
|
|
#include <common.h>
|
|
#include <cpu_func.h>
|
|
#include <dm.h>
|
|
#include <regmap.h>
|
|
#include <syscon.h>
|
|
#include <asm/gic.h>
|
|
#include <asm/gic-v3.h>
|
|
#include <asm/io.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/sizes.h>
|
|
|
|
static u32 lpi_id_bits;
|
|
|
|
#define LPI_NRBITS lpi_id_bits
|
|
#define LPI_PROPBASE_SZ ALIGN(BIT(LPI_NRBITS), SZ_64K)
|
|
#define LPI_PENDBASE_SZ ALIGN(BIT(LPI_NRBITS) / 8, SZ_64K)
|
|
|
|
/* Number of GIC re-distributors */
|
|
#define MAX_GIC_REDISTRIBUTORS 8
|
|
|
|
/*
|
|
* gic_v3_its_priv - gic details
|
|
*
|
|
* @gicd_base: gicd base address
|
|
* @gicr_base: gicr base address
|
|
* @lpi_base: gic lpi base address
|
|
* @num_redist: number of gic re-distributors
|
|
*/
|
|
struct gic_v3_its_priv {
|
|
ulong gicd_base;
|
|
ulong gicr_base;
|
|
ulong lpi_base;
|
|
u32 num_redist;
|
|
};
|
|
|
|
static int gic_v3_its_get_gic_addr(struct gic_v3_its_priv *priv)
|
|
{
|
|
struct udevice *dev;
|
|
fdt_addr_t addr;
|
|
int ret;
|
|
|
|
ret = uclass_get_device_by_driver(UCLASS_IRQ,
|
|
DM_DRIVER_GET(arm_gic_v3_its), &dev);
|
|
if (ret) {
|
|
pr_err("%s: failed to get %s irq device\n", __func__,
|
|
DM_DRIVER_GET(arm_gic_v3_its)->name);
|
|
return ret;
|
|
}
|
|
|
|
addr = dev_read_addr_index(dev, 0);
|
|
if (addr == FDT_ADDR_T_NONE) {
|
|
pr_err("%s: failed to get GICD address\n", __func__);
|
|
return -EINVAL;
|
|
}
|
|
priv->gicd_base = addr;
|
|
|
|
addr = dev_read_addr_index(dev, 1);
|
|
if (addr == FDT_ADDR_T_NONE) {
|
|
pr_err("%s: failed to get GICR address\n", __func__);
|
|
return -EINVAL;
|
|
}
|
|
priv->gicr_base = addr;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int gic_v3_its_get_gic_lpi_addr(struct gic_v3_its_priv *priv)
|
|
{
|
|
struct regmap *regmap;
|
|
struct udevice *dev;
|
|
int ret;
|
|
|
|
ret = uclass_get_device_by_driver(UCLASS_SYSCON,
|
|
DM_DRIVER_GET(gic_lpi_syscon), &dev);
|
|
if (ret) {
|
|
pr_err("%s: failed to get %s syscon device\n", __func__,
|
|
DM_DRIVER_GET(gic_lpi_syscon)->name);
|
|
return ret;
|
|
}
|
|
|
|
regmap = syscon_get_regmap(dev);
|
|
if (!regmap) {
|
|
pr_err("%s: failed to regmap for %s syscon device\n", __func__,
|
|
DM_DRIVER_GET(gic_lpi_syscon)->name);
|
|
return -ENODEV;
|
|
}
|
|
priv->lpi_base = regmap->ranges[0].start;
|
|
|
|
priv->num_redist = dev_read_u32_default(dev, "max-gic-redistributors",
|
|
MAX_GIC_REDISTRIBUTORS);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Program the GIC LPI configuration tables for all
|
|
* the re-distributors and enable the LPI table
|
|
*/
|
|
int gic_lpi_tables_init(void)
|
|
{
|
|
struct gic_v3_its_priv priv;
|
|
u32 gicd_typer;
|
|
u64 val;
|
|
u64 tmp;
|
|
int i;
|
|
u64 redist_lpi_base;
|
|
u64 pend_base;
|
|
ulong pend_tab_total_sz;
|
|
void *pend_tab_va;
|
|
|
|
if (gic_v3_its_get_gic_addr(&priv))
|
|
return -EINVAL;
|
|
|
|
if (gic_v3_its_get_gic_lpi_addr(&priv))
|
|
return -EINVAL;
|
|
|
|
gicd_typer = readl((uintptr_t)(priv.gicd_base + GICD_TYPER));
|
|
/* GIC support for Locality specific peripheral interrupts (LPI's) */
|
|
if (!(gicd_typer & GICD_TYPER_LPIS)) {
|
|
pr_err("GIC implementation does not support LPI's\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
/*
|
|
* Check for LPI is disabled for all the redistributors.
|
|
* Once the LPI table is enabled, can not program the
|
|
* LPI configuration tables again, unless the GIC is reset.
|
|
*/
|
|
for (i = 0; i < priv.num_redist; i++) {
|
|
u32 offset = i * GIC_REDISTRIBUTOR_OFFSET;
|
|
|
|
if ((readl((uintptr_t)(priv.gicr_base + offset))) &
|
|
GICR_CTLR_ENABLE_LPIS) {
|
|
pr_err("Re-Distributor %d LPI is already enabled\n",
|
|
i);
|
|
return -EINVAL;
|
|
}
|
|
}
|
|
|
|
/* lpi_id_bits to get LPI_PENDBASE_SZ and LPi_PROPBASE_SZ */
|
|
lpi_id_bits = min_t(u32, GICD_TYPER_ID_BITS(gicd_typer),
|
|
ITS_MAX_LPI_NRBITS);
|
|
|
|
/* Set PropBase */
|
|
val = (priv.lpi_base |
|
|
GICR_PROPBASER_INNERSHAREABLE |
|
|
GICR_PROPBASER_RAWAWB |
|
|
((LPI_NRBITS - 1) & GICR_PROPBASER_IDBITS_MASK));
|
|
|
|
writeq(val, (uintptr_t)(priv.gicr_base + GICR_PROPBASER));
|
|
tmp = readl((uintptr_t)(priv.gicr_base + GICR_PROPBASER));
|
|
if ((tmp ^ val) & GICR_PROPBASER_SHAREABILITY_MASK) {
|
|
if (!(tmp & GICR_PROPBASER_SHAREABILITY_MASK)) {
|
|
val &= ~(GICR_PROPBASER_SHAREABILITY_MASK |
|
|
GICR_PROPBASER_CACHEABILITY_MASK);
|
|
val |= GICR_PROPBASER_NC;
|
|
writeq(val,
|
|
(uintptr_t)(priv.gicr_base + GICR_PROPBASER));
|
|
}
|
|
}
|
|
|
|
redist_lpi_base = priv.lpi_base + LPI_PROPBASE_SZ;
|
|
pend_tab_total_sz = priv.num_redist * LPI_PENDBASE_SZ;
|
|
pend_tab_va = map_physmem(redist_lpi_base, pend_tab_total_sz,
|
|
MAP_NOCACHE);
|
|
memset(pend_tab_va, 0, pend_tab_total_sz);
|
|
flush_cache((ulong)pend_tab_va, pend_tab_total_sz);
|
|
unmap_physmem(pend_tab_va, MAP_NOCACHE);
|
|
|
|
pend_base = priv.gicr_base + GICR_PENDBASER;
|
|
for (i = 0; i < priv.num_redist; i++) {
|
|
u32 offset = i * GIC_REDISTRIBUTOR_OFFSET;
|
|
|
|
val = ((redist_lpi_base + (i * LPI_PENDBASE_SZ)) |
|
|
GICR_PENDBASER_INNERSHAREABLE |
|
|
GICR_PENDBASER_RAWAWB |
|
|
GICR_PENDBASER_PTZ);
|
|
|
|
writeq(val, (uintptr_t)(pend_base + offset));
|
|
tmp = readq((uintptr_t)(pend_base + offset));
|
|
if (!(tmp & GICR_PENDBASER_SHAREABILITY_MASK)) {
|
|
val &= ~(GICR_PENDBASER_SHAREABILITY_MASK |
|
|
GICR_PENDBASER_CACHEABILITY_MASK);
|
|
val |= GICR_PENDBASER_NC;
|
|
writeq(val, (uintptr_t)(pend_base + offset));
|
|
}
|
|
|
|
/* Enable LPI for the redistributor */
|
|
writel(GICR_CTLR_ENABLE_LPIS,
|
|
(uintptr_t)(priv.gicr_base + offset));
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id gic_v3_its_ids[] = {
|
|
{ .compatible = "arm,gic-v3" },
|
|
{}
|
|
};
|
|
|
|
U_BOOT_DRIVER(arm_gic_v3_its) = {
|
|
.name = "gic-v3",
|
|
.id = UCLASS_IRQ,
|
|
.of_match = gic_v3_its_ids,
|
|
};
|
|
|
|
static const struct udevice_id gic_lpi_syscon_ids[] = {
|
|
{ .compatible = "gic-lpi-base" },
|
|
{}
|
|
};
|
|
|
|
U_BOOT_DRIVER(gic_lpi_syscon) = {
|
|
.name = "gic-lpi-base",
|
|
.id = UCLASS_SYSCON,
|
|
.of_match = gic_lpi_syscon_ids,
|
|
};
|