mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![Alex Marginean](/assets/img/avatar_default.png)
Includes DT definition for the following serdes protocols using various PHY cards: 85xx, 13xx, 65xx, 9999, 7777. Note that the default device tree for QDS now uses 85xx. Enabling any of the others requires patching the fsl-ls1028a-qds.dtsi file (the includes at the bottom of the file). The phy-handle is specified as a path rather than a label because it is possible to use the #include multiple times (meaning that more than one PHY riser card of one type is inserted), and therefore, there would be duplicate labels with the same name. LBRW means that the board needs lane B rework before using this dtsi. Signed-off-by: Alex Marginean <alexandru.marginean@nxp.com> Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
19 lines
421 B
Plaintext
19 lines
421 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* Device tree fragment for RCW SCH-30842 card
|
|
*
|
|
* Copyright 2019-2021 NXP Semiconductors
|
|
*/
|
|
|
|
/*
|
|
* SCH-30842 is a single port add-on card used with various FSL QDS boards.
|
|
* It integrates a AQR112 PHY, which supports several protocols - SGMII,
|
|
* SGMII-2500, USXGMII, XFI.
|
|
* PHY address is 0x02.
|
|
*/
|
|
phy@02 {
|
|
reg = <0x02>;
|
|
mdi-reversal = <1>;
|
|
smb-addr = <0x25>;
|
|
};
|