mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 21:09:00 +09:00
![Konstantin Porotchkin](/assets/img/avatar_default.png)
Use a single dtsi file for CP110 die instead of master/slave. Moving to single file will allow miltiple DTSI inclusions with re-defined CP index and name. This change will also allow support for SoCs containing more than two CP110 dies on board. Move pin control definitions from CP110 DTS to board DTS files Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
19 lines
659 B
Plaintext
19 lines
659 B
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2018 - 2021 Marvell International Ltd.
|
|
*/
|
|
/* Common definitions used by Armada 8K DTs */
|
|
|
|
/* This defines used to calculate the base address of each CP */
|
|
#define CP110_BASE_OFFSET (0xf2000000)
|
|
#define CP110_SPACE_SIZE (0x02000000)
|
|
#define CP110_BASE (CP110_BASE_OFFSET + \
|
|
((CP110_NUM % 2) * CP110_SPACE_SIZE))
|
|
|
|
#define CP110_PCIE_MEM_SIZE(iface) (0xf00000)
|
|
#define CP110_PCIEx_CPU_MEM_BASE(iface) \
|
|
(0xf6000000 + (CP110_NUM % 2) * 0x4000000 + (iface) * 0x1000000)
|
|
#define CP110_PCIEx_BUS_MEM_BASE(iface) \
|
|
(CP110_PCIEx_CPU_MEM_BASE(iface))
|
|
#define CP110_PCIE_BUS_MEM_CFG (0x82000000)
|