mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
92a190aaab
With this change driver will benefit from existing phylib and thus custom phy functionality implemented in the driver will go away: * Instantiation of the driver is now much shorter - 2 parameters instead of 4. * Simplified phy management/functoinality in driver is replaced with rich functionality of phylib. * Support of custom phy initialization is now done with existing "board_phy_config". Note that after this change some previously used config options (driver-specific PHY configuration) will be obsolete and they are simply substituted with similar options of phylib. For example: * CONFIG_DW_AUTONEG - no need in this one. Autonegotiation is enabled by default. * CONFIG_DW_SEARCH_PHY - if one wants to specify attached phy explicitly CONFIG_PHY_ADDR board config option has to be used, otherwise automatically the first discovered on MDIO bus phy will be used I believe there's no need now in "doc/README.designware_eth" because user only needs to instantiate the driver with "designware_initialize" whose prototype exists in "include/netdev.h". Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Vipin Kumar <vipin.kumar@st.com> Cc: Stefan Roese <sr@denx.de> Cc: Mischa Jonker <mjonker@synopsys.com> Cc: Shiraz Hashim <shiraz.hashim@st.com> Cc: Albert ARIBAUD <albert.u.boot@aribaud.net> Cc: Amit Virdi <amit.virdi@st.com> Cc: Sonic Zhang <sonic.zhang@analog.com> Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
174 lines
4.4 KiB
C
174 lines
4.4 KiB
C
/*
|
|
* U-boot - Configuration file for BF609 EZ-Kit board
|
|
*/
|
|
|
|
#ifndef __CONFIG_BF609_EZKIT_H__
|
|
#define __CONFIG_BF609_EZKIT_H__
|
|
|
|
#include <asm/config-pre.h>
|
|
|
|
/*
|
|
* Processor Settings
|
|
*/
|
|
#define CONFIG_BFIN_CPU bf609-0.0
|
|
#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA
|
|
|
|
|
|
/* For ez-board version 1.0, else undef this */
|
|
#define CONFIG_BFIN_BOARD_VERSION_1_0
|
|
|
|
/*
|
|
* Clock Settings
|
|
* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
|
|
* SCLK = (CLKIN * VCO_MULT) / SYSCLK_DIV
|
|
* SCLK0 = SCLK / SCLK0_DIV
|
|
* SCLK1 = SCLK / SCLK1_DIV
|
|
*/
|
|
/* CONFIG_CLKIN_HZ is any value in Hz */
|
|
#define CONFIG_CLKIN_HZ (25000000)
|
|
/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
|
|
/* 1 = CLKIN / 2 */
|
|
#define CONFIG_CLKIN_HALF (0)
|
|
|
|
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
|
|
/* Values can range from 0-127 (where 0 means 128) */
|
|
#define CONFIG_VCO_MULT (20)
|
|
|
|
/* CCLK_DIV controls the core clock divider */
|
|
/* Values can range from 0-31 (where 0 means 32) */
|
|
#define CONFIG_CCLK_DIV (1)
|
|
/* SCLK_DIV controls the system clock divider */
|
|
/* Values can range from 0-31 (where 0 means 32) */
|
|
#define CONFIG_SCLK_DIV (4)
|
|
/* Values can range from 0-7 (where 0 means 8) */
|
|
#define CONFIG_SCLK0_DIV (1)
|
|
#define CONFIG_SCLK1_DIV (1)
|
|
/* DCLK_DIV controls the DDR clock divider */
|
|
/* Values can range from 0-31 (where 0 means 32) */
|
|
#define CONFIG_DCLK_DIV (2)
|
|
/* OCLK_DIV controls the output clock divider */
|
|
/* Values can range from 0-127 (where 0 means 128) */
|
|
#define CONFIG_OCLK_DIV (16)
|
|
|
|
/*
|
|
* Memory Settings
|
|
*/
|
|
#define CONFIG_MEM_SIZE 128
|
|
|
|
#define CONFIG_SMC_GCTL_VAL 0x00000010
|
|
#define CONFIG_SMC_B0CTL_VAL 0x01007011
|
|
#define CONFIG_SMC_B0TIM_VAL 0x08170977
|
|
#define CONFIG_SMC_B0ETIM_VAL 0x00092231
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
|
|
#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
|
|
|
|
#define CONFIG_HW_WATCHDOG
|
|
/*
|
|
* Network Settings
|
|
*/
|
|
#define ADI_CMDS_NETWORK
|
|
#define CONFIG_NETCONSOLE
|
|
#define CONFIG_NET_MULTI
|
|
#define CONFIG_HOSTNAME "bf609-ezkit"
|
|
#define CONFIG_DESIGNWARE_ETH
|
|
#define CONFIG_PHY_ADDR 1
|
|
#define CONFIG_DW_PORTS 1
|
|
#define CONFIG_DW_ALTDESCRIPTOR
|
|
#define CONFIG_CMD_NET
|
|
#define CONFIG_CMD_MII
|
|
#define CONFIG_MII
|
|
#define CONFIG_PHYLIB
|
|
|
|
/* i2c Settings */
|
|
#define CONFIG_BFIN_TWI_I2C
|
|
#define CONFIG_HARD_I2C
|
|
|
|
/*
|
|
* Flash Settings
|
|
*/
|
|
#undef CONFIG_CMD_IMLS
|
|
#undef CONFIG_CMD_JFFS2
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH 2
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
|
#define CONFIG_SYS_FLASH_BASE 0xb0000000
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
#define CONFIG_SYS_FLASH_PROTECTION
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 131
|
|
#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
|
|
|
|
/*
|
|
* SPI Settings
|
|
*/
|
|
#define CONFIG_BFIN_SPI6XX
|
|
#define CONFIG_ENV_SPI_MAX_HZ 25000000
|
|
#define CONFIG_SF_DEFAULT_SPEED 25000000
|
|
#define CONFIG_SPI_FLASH
|
|
#define CONFIG_SPI_FLASH_ALL
|
|
|
|
/*
|
|
* Env Storage Settings
|
|
*/
|
|
#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
|
#define CONFIG_ENV_OFFSET 0x10000
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
|
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
|
|
#elif (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
|
|
#define CONFIG_ENV_IS_IN_NAND
|
|
#define CONFIG_ENV_OFFSET 0x60000
|
|
#define CONFIG_ENV_SIZE 0x20000
|
|
#else
|
|
#define CONFIG_ENV_IS_IN_FLASH
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
|
|
#define CONFIG_ENV_OFFSET 0x8000
|
|
#define CONFIG_ENV_SIZE 0x8000
|
|
#define CONFIG_ENV_SECT_SIZE 0x8000
|
|
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
|
|
#endif
|
|
|
|
#define FLASHBOOT_ENV_SETTINGS "flashboot=bootm 0xB0100000\0"
|
|
|
|
/*
|
|
* SDH Settings
|
|
*/
|
|
#define CONFIG_GENERIC_MMC
|
|
#define CONFIG_MMC
|
|
#define CONFIG_BFIN_SDH
|
|
|
|
/*
|
|
* Misc Settings
|
|
*/
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
#define CONFIG_UART_CONSOLE 0
|
|
|
|
#define CONFIG_CMD_MEMORY
|
|
#define CONFIG_CMD_SOFTSWITCH
|
|
|
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_STACKBASE - 20*1024*1024 + 4)
|
|
#define CONFIG_BFIN_SOFT_SWITCH
|
|
|
|
#define CONFIG_ADI_GPIO2
|
|
|
|
#if 0
|
|
#define CONFIG_UART_MEM 1024
|
|
#undef CONFIG_UART_CONSOLE
|
|
#undef CONFIG_JTAG_CONSOLE
|
|
#undef CONFIG_UART_CONSOLE_IS_JTAG
|
|
#endif
|
|
|
|
#define CONFIG_BOARD_SIZE_LIMIT $$((512 * 1024))
|
|
|
|
/*
|
|
* Run core 1 from L1 SRAM start address when init uboot on core 0
|
|
*/
|
|
/* #define CONFIG_CORE1_RUN 1 */
|
|
|
|
/*
|
|
* Pull in common ADI header for remaining command/environment setup
|
|
*/
|
|
#include <configs/bfin_adi_common.h>
|
|
#endif
|