mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-25 19:38:52 +09:00
![Kumar Gala](/assets/img/avatar_default.png)
On CoreNet based platforms the CCSRBAR address is split between an high & low register and we no longer shift the address. Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Scott Wood <scottwood@freescale.com>
113 lines
3.2 KiB
C
113 lines
3.2 KiB
C
/*
|
|
* Copyright 2009 Freescale Semiconductor, Inc
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/mmu.h>
|
|
#include <asm/fsl_law.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#if (CONFIG_SYS_CCSRBAR_DEFAULT != CONFIG_SYS_CCSRBAR_PHYS)
|
|
#ifdef CONFIG_FSL_CORENET
|
|
static void setup_ccsrbar(void)
|
|
{
|
|
u32 temp;
|
|
volatile u32 *ccsr_virt = (volatile u32 *)(CONFIG_SYS_CCSRBAR + 0x1000);
|
|
volatile ccsr_local_t *ccm;
|
|
|
|
/*
|
|
* We can't call set_law() because we haven't moved
|
|
* CCSR yet.
|
|
*/
|
|
ccm = (void *)ccsr_virt;
|
|
|
|
out_be32(&ccm->law[0].lawbarh,
|
|
(u64)CONFIG_SYS_CCSRBAR_PHYS >> 32);
|
|
out_be32(&ccm->law[0].lawbarl, (u32)CONFIG_SYS_CCSRBAR_PHYS);
|
|
out_be32(&ccm->law[0].lawar,
|
|
LAW_EN | (0x1e << 20) | LAW_SIZE_4K);
|
|
|
|
in_be32((u32 *)(ccsr_virt + 0));
|
|
in_be32((u32 *)(ccsr_virt + 1));
|
|
isync();
|
|
|
|
ccm = (void *)CONFIG_SYS_CCSRBAR;
|
|
/* Now use the temporary LAW to move CCSR */
|
|
out_be32(&ccm->ccsrbarh, (u64)CONFIG_SYS_CCSRBAR_PHYS >> 32);
|
|
out_be32(&ccm->ccsrbarl, (u32)CONFIG_SYS_CCSRBAR_PHYS);
|
|
out_be32(&ccm->ccsrar, CCSRAR_C);
|
|
temp = in_be32(&ccm->ccsrar);
|
|
disable_law(0);
|
|
}
|
|
#else
|
|
static void setup_ccsrbar(void)
|
|
{
|
|
u32 temp;
|
|
volatile u32 *ccsr_virt = (volatile u32 *)(CONFIG_SYS_CCSRBAR + 0x1000);
|
|
|
|
temp = in_be32(ccsr_virt);
|
|
out_be32(ccsr_virt, CONFIG_SYS_CCSRBAR_PHYS >> 12);
|
|
temp = in_be32((volatile u32 *)CONFIG_SYS_CCSRBAR);
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
/* We run cpu_init_early_f in AS = 1 */
|
|
void cpu_init_early_f(void)
|
|
{
|
|
u32 mas0, mas1, mas2, mas3, mas7;
|
|
int i;
|
|
|
|
/* Pointer is writable since we allocated a register for it */
|
|
gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
|
|
|
|
/*
|
|
* Clear initial global data
|
|
* we don't use memset so we can share this code with NAND_SPL
|
|
*/
|
|
for (i = 0; i < sizeof(gd_t); i++)
|
|
((char *)gd)[i] = 0;
|
|
|
|
mas0 = MAS0_TLBSEL(0) | MAS0_ESEL(0);
|
|
mas1 = MAS1_VALID | MAS1_TID(0) | MAS1_TS | MAS1_TSIZE(BOOKE_PAGESZ_4K);
|
|
mas2 = FSL_BOOKE_MAS2(CONFIG_SYS_CCSRBAR, MAS2_I|MAS2_G);
|
|
mas3 = FSL_BOOKE_MAS3(CONFIG_SYS_CCSRBAR_PHYS, 0, MAS3_SW|MAS3_SR);
|
|
mas7 = FSL_BOOKE_MAS7(CONFIG_SYS_CCSRBAR_PHYS);
|
|
|
|
write_tlb(mas0, mas1, mas2, mas3, mas7);
|
|
|
|
/* set up CCSR if we want it moved */
|
|
#if (CONFIG_SYS_CCSRBAR_DEFAULT != CONFIG_SYS_CCSRBAR_PHYS)
|
|
mas0 = MAS0_TLBSEL(0) | MAS0_ESEL(1);
|
|
/* mas1 is the same as above */
|
|
mas2 = FSL_BOOKE_MAS2(CONFIG_SYS_CCSRBAR + 0x1000, MAS2_I|MAS2_G);
|
|
mas3 = FSL_BOOKE_MAS3(CONFIG_SYS_CCSRBAR_DEFAULT, 0, MAS3_SW|MAS3_SR);
|
|
mas7 = FSL_BOOKE_MAS7(CONFIG_SYS_CCSRBAR_DEFAULT);
|
|
|
|
write_tlb(mas0, mas1, mas2, mas3, mas7);
|
|
|
|
setup_ccsrbar();
|
|
#endif
|
|
|
|
init_laws();
|
|
invalidate_tlb(0);
|
|
init_tlbs();
|
|
}
|