mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 07:28:51 +09:00
![Tom Rini](/assets/img/avatar_default.png)
In a number of places we had wordings of the GPL (or LGPL in a few cases) license text that were split in such a way that it wasn't caught previously. Convert all of these to the correct SPDX-License-Identifier tag. Signed-off-by: Tom Rini <trini@konsulko.com>
39 lines
1.0 KiB
C
39 lines
1.0 KiB
C
/*
|
|
* This header provides constants for Tegra pinctrl bindings.
|
|
*
|
|
* Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Author: Laxman Dewangan <ldewangan@nvidia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PINCTRL_TEGRA_H
|
|
#define _DT_BINDINGS_PINCTRL_TEGRA_H
|
|
|
|
/*
|
|
* Enable/disable for diffeent dt properties. This is applicable for
|
|
* properties nvidia,enable-input, nvidia,tristate, nvidia,open-drain,
|
|
* nvidia,lock, nvidia,rcv-sel, nvidia,high-speed-mode, nvidia,schmitt.
|
|
*/
|
|
#define TEGRA_PIN_DISABLE 0
|
|
#define TEGRA_PIN_ENABLE 1
|
|
|
|
#define TEGRA_PIN_PULL_NONE 0
|
|
#define TEGRA_PIN_PULL_DOWN 1
|
|
#define TEGRA_PIN_PULL_UP 2
|
|
|
|
/* Low power mode driver */
|
|
#define TEGRA_PIN_LP_DRIVE_DIV_8 0
|
|
#define TEGRA_PIN_LP_DRIVE_DIV_4 1
|
|
#define TEGRA_PIN_LP_DRIVE_DIV_2 2
|
|
#define TEGRA_PIN_LP_DRIVE_DIV_1 3
|
|
|
|
/* Rising/Falling slew rate */
|
|
#define TEGRA_PIN_SLEW_RATE_FASTEST 0
|
|
#define TEGRA_PIN_SLEW_RATE_FAST 1
|
|
#define TEGRA_PIN_SLEW_RATE_SLOW 2
|
|
#define TEGRA_PIN_SLEW_RATE_SLOWEST 3
|
|
|
|
#endif
|