mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-18 10:44:13 +09:00
7b8657e2bd
Make sure value in register r0 and r1 is preserved and passed to the board_init_ll() and mxs_common_spl_init() where it can be processed further. The value in r0 can be configured during the BootStream generation to arbitary value, r1 contains pointer to return value from CALL'd function. This patch also clears the value in r0 before returning to BootROM to make sure the BootROM is not confused by this value. Finally, this patch cleans up some comments in the start.S file. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Fabio Estevam <fabio.estevam@freescale.com> Cc: Stefano Babic <sbabic@denx.de>
81 lines
2.2 KiB
C
81 lines
2.2 KiB
C
/*
|
|
* Freescale i.MX23/i.MX28 specific functions
|
|
*
|
|
* Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
|
|
* on behalf of DENX Software Engineering GmbH
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __SYS_PROTO_H__
|
|
#define __SYS_PROTO_H__
|
|
|
|
int mxs_reset_block(struct mxs_register_32 *reg);
|
|
int mxs_wait_mask_set(struct mxs_register_32 *reg,
|
|
uint32_t mask,
|
|
unsigned int timeout);
|
|
int mxs_wait_mask_clr(struct mxs_register_32 *reg,
|
|
uint32_t mask,
|
|
unsigned int timeout);
|
|
|
|
int mxsmmc_initialize(bd_t *bis, int id, int (*wp)(int), int (*cd)(int));
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
|
|
#if defined(CONFIG_MX23)
|
|
#include <asm/arch/iomux-mx23.h>
|
|
#elif defined(CONFIG_MX28)
|
|
#include <asm/arch/iomux-mx28.h>
|
|
#endif
|
|
|
|
void mxs_common_spl_init(const uint32_t arg, const uint32_t *resptr,
|
|
const iomux_cfg_t *iomux_setup,
|
|
const unsigned int iomux_size);
|
|
#endif
|
|
|
|
struct mxs_pair {
|
|
uint8_t boot_pads;
|
|
uint8_t boot_mask;
|
|
const char *mode;
|
|
};
|
|
|
|
static const struct mxs_pair mxs_boot_modes[] = {
|
|
#if defined(CONFIG_MX23)
|
|
{ 0x00, 0x0f, "USB" },
|
|
{ 0x01, 0x1f, "I2C, master" },
|
|
{ 0x02, 0x1f, "SSP SPI #1, master, NOR" },
|
|
{ 0x03, 0x1f, "SSP SPI #2, master, NOR" },
|
|
{ 0x04, 0x1f, "NAND" },
|
|
{ 0x08, 0x1f, "SSP SPI #3, master, EEPROM" },
|
|
{ 0x09, 0x1f, "SSP SD/MMC #0" },
|
|
{ 0x0a, 0x1f, "SSP SD/MMC #1" },
|
|
{ 0x00, 0x00, "Reserved/Unknown/Wrong" },
|
|
#elif defined(CONFIG_MX28)
|
|
{ 0x00, 0x0f, "USB #0" },
|
|
{ 0x01, 0x1f, "I2C #0, master, 3V3" },
|
|
{ 0x11, 0x1f, "I2C #0, master, 1V8" },
|
|
{ 0x02, 0x1f, "SSP SPI #2, master, 3V3 NOR" },
|
|
{ 0x12, 0x1f, "SSP SPI #2, master, 1V8 NOR" },
|
|
{ 0x03, 0x1f, "SSP SPI #3, master, 3V3 NOR" },
|
|
{ 0x13, 0x1f, "SSP SPI #3, master, 1V8 NOR" },
|
|
{ 0x04, 0x1f, "NAND, 3V3" },
|
|
{ 0x14, 0x1f, "NAND, 1V8" },
|
|
{ 0x08, 0x1f, "SSP SPI #3, master, 3V3 EEPROM" },
|
|
{ 0x18, 0x1f, "SSP SPI #3, master, 1V8 EEPROM" },
|
|
{ 0x09, 0x1f, "SSP SD/MMC #0, 3V3" },
|
|
{ 0x19, 0x1f, "SSP SD/MMC #0, 1V8" },
|
|
{ 0x0a, 0x1f, "SSP SD/MMC #1, 3V3" },
|
|
{ 0x1a, 0x1f, "SSP SD/MMC #1, 1V8" },
|
|
{ 0x00, 0x00, "Reserved/Unknown/Wrong" },
|
|
#endif
|
|
};
|
|
|
|
struct mxs_spl_data {
|
|
uint8_t boot_mode_idx;
|
|
uint32_t mem_dram_size;
|
|
};
|
|
|
|
int mxs_dram_init(void);
|
|
|
|
#endif /* __SYS_PROTO_H__ */
|