mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 07:28:51 +09:00
![Vignesh R](/assets/img/avatar_default.png)
Current U-Boot SPI NOR support (sf layer) is quite outdated as it does not support 4 byte addressing opcodes, SFDP table parsing and different types of quad mode enable sequences. Many newer flashes no longer support BANK registers used by sf layer to a access >16MB of flash address space. So, sync SPI NOR framework from Linux v4.19 that supports all the above features. Start with basic sync up that brings in basic framework subsequent commits will bring in more features. Signed-off-by: Vignesh R <vigneshr@ti.com> Tested-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com> Tested-by: Stefan Roese <sr@denx.de> Tested-by: Horatiu Vultur <horatiu.vultur@microchip.com> Reviewed-by: Jagan Teki <jagan@openedev.com> Tested-by: Jagan Teki <jagan@amarulasolutions.com> #zynq-microzed
33 lines
830 B
C
33 lines
830 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright © 2000-2010 David Woodhouse <dwmw2@infradead.org> et al.
|
|
*
|
|
*/
|
|
|
|
#ifndef __MTD_CFI_H__
|
|
#define __MTD_CFI_H__
|
|
|
|
#define CFI_MFR_ANY 0xFFFF
|
|
#define CFI_ID_ANY 0xFFFF
|
|
#define CFI_MFR_CONTINUATION 0x007F
|
|
|
|
#define CFI_MFR_AMD 0x0001
|
|
#define CFI_MFR_AMIC 0x0037
|
|
#define CFI_MFR_ATMEL 0x001F
|
|
#define CFI_MFR_EON 0x001C
|
|
#define CFI_MFR_FUJITSU 0x0004
|
|
#define CFI_MFR_HYUNDAI 0x00AD
|
|
#define CFI_MFR_INTEL 0x0089
|
|
#define CFI_MFR_MACRONIX 0x00C2
|
|
#define CFI_MFR_NEC 0x0010
|
|
#define CFI_MFR_PMC 0x009D
|
|
#define CFI_MFR_SAMSUNG 0x00EC
|
|
#define CFI_MFR_SHARP 0x00B0
|
|
#define CFI_MFR_SST 0x00BF
|
|
#define CFI_MFR_ST 0x0020 /* STMicroelectronics */
|
|
#define CFI_MFR_MICRON 0x002C /* Micron */
|
|
#define CFI_MFR_TOSHIBA 0x0098
|
|
#define CFI_MFR_WINBOND 0x00DA
|
|
|
|
#endif /* __MTD_CFI_H__ */
|