mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-31 15:23:45 +09:00
7a140117ef
clock_set_pll1 would pick the next highest available cpu clock speed if a value not in the pre defined table was selected. this potentially results in overclocking the soc. reverse the selection method so that we select the next lowest speed and add the missing 912Mhz setting that's requested by sun7i which also uses the sun4i clock code. Signed-off-by: Iain Paton <ipaton0@gmail.com> Acked-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com> |
||
|---|---|---|
| .. | ||
| arm720t | ||
| arm920t | ||
| arm926ejs | ||
| arm946es | ||
| arm1136 | ||
| arm1176 | ||
| armv7 | ||
| armv8 | ||
| pxa | ||
| sa1100 | ||
| tegra210-common | ||
| Makefile | ||
| u-boot-spl.lds | ||
| u-boot.lds | ||