mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Łukasz Majewski](/assets/img/avatar_default.png)
This patch adds support for software I2C for GONI and Universal C210 reference targets. It adds support for access to GPIOs by number, not as it is present, by bank and offset. Signed-off-by: Lukasz Majewski <l.majewski@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com> Cc: Heiko Schocher <hs@denx.de>
188 lines
3.9 KiB
C
188 lines
3.9 KiB
C
/*
|
|
* (C) Copyright 2009 Samsung Electronics
|
|
* Minkyu Kang <mk7.kang@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/gpio.h>
|
|
|
|
#define CON_MASK(x) (0xf << ((x) << 2))
|
|
#define CON_SFR(x, v) ((v) << ((x) << 2))
|
|
|
|
#define DAT_MASK(x) (0x1 << (x))
|
|
#define DAT_SET(x) (0x1 << (x))
|
|
|
|
#define PULL_MASK(x) (0x3 << ((x) << 1))
|
|
#define PULL_MODE(x, v) ((v) << ((x) << 1))
|
|
|
|
#define DRV_MASK(x) (0x3 << ((x) << 1))
|
|
#define DRV_SET(x, m) ((m) << ((x) << 1))
|
|
#define RATE_MASK(x) (0x1 << (x + 16))
|
|
#define RATE_SET(x) (0x1 << (x + 16))
|
|
|
|
void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank, int gpio, int cfg)
|
|
{
|
|
unsigned int value;
|
|
|
|
value = readl(&bank->con);
|
|
value &= ~CON_MASK(gpio);
|
|
value |= CON_SFR(gpio, cfg);
|
|
writel(value, &bank->con);
|
|
}
|
|
|
|
void s5p_gpio_direction_output(struct s5p_gpio_bank *bank, int gpio, int en)
|
|
{
|
|
unsigned int value;
|
|
|
|
s5p_gpio_cfg_pin(bank, gpio, GPIO_OUTPUT);
|
|
|
|
value = readl(&bank->dat);
|
|
value &= ~DAT_MASK(gpio);
|
|
if (en)
|
|
value |= DAT_SET(gpio);
|
|
writel(value, &bank->dat);
|
|
}
|
|
|
|
void s5p_gpio_direction_input(struct s5p_gpio_bank *bank, int gpio)
|
|
{
|
|
s5p_gpio_cfg_pin(bank, gpio, GPIO_INPUT);
|
|
}
|
|
|
|
void s5p_gpio_set_value(struct s5p_gpio_bank *bank, int gpio, int en)
|
|
{
|
|
unsigned int value;
|
|
|
|
value = readl(&bank->dat);
|
|
value &= ~DAT_MASK(gpio);
|
|
if (en)
|
|
value |= DAT_SET(gpio);
|
|
writel(value, &bank->dat);
|
|
}
|
|
|
|
unsigned int s5p_gpio_get_value(struct s5p_gpio_bank *bank, int gpio)
|
|
{
|
|
unsigned int value;
|
|
|
|
value = readl(&bank->dat);
|
|
return !!(value & DAT_MASK(gpio));
|
|
}
|
|
|
|
void s5p_gpio_set_pull(struct s5p_gpio_bank *bank, int gpio, int mode)
|
|
{
|
|
unsigned int value;
|
|
|
|
value = readl(&bank->pull);
|
|
value &= ~PULL_MASK(gpio);
|
|
|
|
switch (mode) {
|
|
case GPIO_PULL_DOWN:
|
|
case GPIO_PULL_UP:
|
|
value |= PULL_MODE(gpio, mode);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
writel(value, &bank->pull);
|
|
}
|
|
|
|
void s5p_gpio_set_drv(struct s5p_gpio_bank *bank, int gpio, int mode)
|
|
{
|
|
unsigned int value;
|
|
|
|
value = readl(&bank->drv);
|
|
value &= ~DRV_MASK(gpio);
|
|
|
|
switch (mode) {
|
|
case GPIO_DRV_1X:
|
|
case GPIO_DRV_2X:
|
|
case GPIO_DRV_3X:
|
|
case GPIO_DRV_4X:
|
|
value |= DRV_SET(gpio, mode);
|
|
break;
|
|
default:
|
|
return;
|
|
}
|
|
|
|
writel(value, &bank->drv);
|
|
}
|
|
|
|
void s5p_gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode)
|
|
{
|
|
unsigned int value;
|
|
|
|
value = readl(&bank->drv);
|
|
value &= ~RATE_MASK(gpio);
|
|
|
|
switch (mode) {
|
|
case GPIO_DRV_FAST:
|
|
case GPIO_DRV_SLOW:
|
|
value |= RATE_SET(gpio);
|
|
break;
|
|
default:
|
|
return;
|
|
}
|
|
|
|
writel(value, &bank->drv);
|
|
}
|
|
|
|
struct s5p_gpio_bank *s5p_gpio_get_bank(int nr)
|
|
{
|
|
int bank = nr / GPIO_PER_BANK;
|
|
bank *= sizeof(struct s5p_gpio_bank);
|
|
|
|
return (struct s5p_gpio_bank *) (s5p_gpio_base(nr) + bank);
|
|
}
|
|
|
|
int s5p_gpio_get_pin(int nr)
|
|
{
|
|
return nr % GPIO_PER_BANK;
|
|
}
|
|
|
|
int gpio_request(int gpio, const char *label)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int gpio_direction_input(int nr)
|
|
{
|
|
s5p_gpio_direction_input(s5p_gpio_get_bank(nr),
|
|
s5p_gpio_get_pin(nr));
|
|
return 0;
|
|
}
|
|
|
|
int gpio_direction_output(int nr, int value)
|
|
{
|
|
s5p_gpio_direction_output(s5p_gpio_get_bank(nr),
|
|
s5p_gpio_get_pin(nr), value);
|
|
return 0;
|
|
}
|
|
|
|
int gpio_get_value(int nr)
|
|
{
|
|
return (int) s5p_gpio_get_value(s5p_gpio_get_bank(nr),
|
|
s5p_gpio_get_pin(nr));
|
|
}
|
|
|
|
void gpio_set_value(int nr, int value)
|
|
{
|
|
s5p_gpio_set_value(s5p_gpio_get_bank(nr),
|
|
s5p_gpio_get_pin(nr), value);
|
|
}
|