mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
a6bb0084c2
p2771-0000 has a couple of PCIe ports; one physically x4 desktop PCI connector (which may run at x2 electrically, depending on the board version and configuration) and a x1 connection to the M.2 slot (which may not be active, depending on the board version and configuration). This change enables those. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
56 lines
1.3 KiB
C
56 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2016, NVIDIA CORPORATION
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <i2c.h>
|
|
#include "../p2571/max77620_init.h"
|
|
|
|
int tegra_board_init(void)
|
|
{
|
|
struct udevice *dev;
|
|
uchar val;
|
|
int ret;
|
|
|
|
/* Turn on MAX77620 LDO3 to 3.3V for SD card power */
|
|
debug("%s: Set LDO3 for VDDIO_SDMMC_AP power to 3.3V\n", __func__);
|
|
ret = i2c_get_chip_for_busnum(0, MAX77620_I2C_ADDR_7BIT, 1, &dev);
|
|
if (ret) {
|
|
printf("%s: Cannot find MAX77620 I2C chip\n", __func__);
|
|
return ret;
|
|
}
|
|
/* 0xF2 for 3.3v, enabled: bit7:6 = 11 = enable, bit5:0 = voltage */
|
|
val = 0xF2;
|
|
ret = dm_i2c_write(dev, MAX77620_CNFG1_L3_REG, &val, 1);
|
|
if (ret) {
|
|
printf("i2c_write 0 0x3c 0x27 failed: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int tegra_pcie_board_init(void)
|
|
{
|
|
struct udevice *dev;
|
|
uchar val;
|
|
int ret;
|
|
|
|
/* Turn on MAX77620 LDO7 to 1.05V for PEX power */
|
|
debug("%s: Set LDO7 for PEX power to 1.05V\n", __func__);
|
|
ret = i2c_get_chip_for_busnum(0, MAX77620_I2C_ADDR_7BIT, 1, &dev);
|
|
if (ret) {
|
|
printf("%s: Cannot find MAX77620 I2C chip\n", __func__);
|
|
return -1;
|
|
}
|
|
/* 0xC5 for 1.05v, enabled: bit7:6 = 11 = enable, bit5:0 = voltage */
|
|
val = 0xC5;
|
|
ret = dm_i2c_write(dev, MAX77620_CNFG1_L7_REG, &val, 1);
|
|
if (ret)
|
|
printf("i2c_write 0 0x3c 0x31 failed: %d\n", ret);
|
|
|
|
return 0;
|
|
}
|