mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-28 04:48:52 +09:00
![Wolfgang Denk](/assets/img/avatar_default.png)
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
36 lines
774 B
C
36 lines
774 B
C
/*
|
|
* (C) Copyright 2008
|
|
*
|
|
* Georg Schardt <schardt@team-ctech.de>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
* CAUTION: This file is based on the xparameters.h automatically
|
|
* generated by libgen. Version: Xilinx EDK 10.1.02 Build EDK_K_SP2.5
|
|
*/
|
|
|
|
#ifndef __XPARAMETER_H__
|
|
#define __XPARAMETER_H__
|
|
|
|
/* RS232 */
|
|
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ 100000000
|
|
#define XPAR_UARTNS550_0_BASEADDR 0x83E00000
|
|
|
|
|
|
/* INT_C */
|
|
#define XPAR_XPS_INTC_0_DEVICE_ID 0
|
|
#define XPAR_XPS_INTC_0_BASEADDR 0x81800000
|
|
#define XPAR_INTC_MAX_NUM_INTR_INPUTS 2
|
|
|
|
/* CPU core clock */
|
|
#define XPAR_CORE_CLOCK_FREQ_HZ 300000000
|
|
#define XPAR_PLB_CLOCK_FREQ_HZ 100000000
|
|
|
|
/* RAM */
|
|
#define XPAR_DDR2_SDRAM_MEM_BASEADDR 0x00000000
|
|
|
|
/* FLASH */
|
|
#define XPAR_FLASH_MEM0_BASEADDR 0xFFC00000
|
|
|
|
#endif
|