mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-11 23:33:26 +09:00
![Simon Glass](/assets/img/avatar_default.png)
In the spirit of using the same base name for all of these related macros, rename this to have the operation at the end. This is not widely used so the impact is fairly small. Signed-off-by: Simon Glass <sjg@chromium.org>
628 lines
15 KiB
C
628 lines
15 KiB
C
// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
|
|
/*
|
|
* Copyright (C) 2018, STMicroelectronics - All Rights Reserved
|
|
*/
|
|
#include <common.h>
|
|
#include <clk.h>
|
|
#include <cpu_func.h>
|
|
#include <debug_uart.h>
|
|
#include <env.h>
|
|
#include <init.h>
|
|
#include <log.h>
|
|
#include <misc.h>
|
|
#include <net.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/bsec.h>
|
|
#include <asm/arch/stm32.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <dm/device.h>
|
|
#include <dm/uclass.h>
|
|
#include <linux/bitops.h>
|
|
|
|
/* RCC register */
|
|
#define RCC_TZCR (STM32_RCC_BASE + 0x00)
|
|
#define RCC_DBGCFGR (STM32_RCC_BASE + 0x080C)
|
|
#define RCC_BDCR (STM32_RCC_BASE + 0x0140)
|
|
#define RCC_MP_APB5ENSETR (STM32_RCC_BASE + 0x0208)
|
|
#define RCC_MP_AHB5ENSETR (STM32_RCC_BASE + 0x0210)
|
|
#define RCC_BDCR_VSWRST BIT(31)
|
|
#define RCC_BDCR_RTCSRC GENMASK(17, 16)
|
|
#define RCC_DBGCFGR_DBGCKEN BIT(8)
|
|
|
|
/* Security register */
|
|
#define ETZPC_TZMA1_SIZE (STM32_ETZPC_BASE + 0x04)
|
|
#define ETZPC_DECPROT0 (STM32_ETZPC_BASE + 0x10)
|
|
|
|
#define TZC_GATE_KEEPER (STM32_TZC_BASE + 0x008)
|
|
#define TZC_REGION_ATTRIBUTE0 (STM32_TZC_BASE + 0x110)
|
|
#define TZC_REGION_ID_ACCESS0 (STM32_TZC_BASE + 0x114)
|
|
|
|
#define TAMP_CR1 (STM32_TAMP_BASE + 0x00)
|
|
|
|
#define PWR_CR1 (STM32_PWR_BASE + 0x00)
|
|
#define PWR_MCUCR (STM32_PWR_BASE + 0x14)
|
|
#define PWR_CR1_DBP BIT(8)
|
|
#define PWR_MCUCR_SBF BIT(6)
|
|
|
|
/* DBGMCU register */
|
|
#define DBGMCU_IDC (STM32_DBGMCU_BASE + 0x00)
|
|
#define DBGMCU_APB4FZ1 (STM32_DBGMCU_BASE + 0x2C)
|
|
#define DBGMCU_APB4FZ1_IWDG2 BIT(2)
|
|
#define DBGMCU_IDC_DEV_ID_MASK GENMASK(11, 0)
|
|
#define DBGMCU_IDC_DEV_ID_SHIFT 0
|
|
#define DBGMCU_IDC_REV_ID_MASK GENMASK(31, 16)
|
|
#define DBGMCU_IDC_REV_ID_SHIFT 16
|
|
|
|
/* GPIOZ registers */
|
|
#define GPIOZ_SECCFGR 0x54004030
|
|
|
|
/* boot interface from Bootrom
|
|
* - boot instance = bit 31:16
|
|
* - boot device = bit 15:0
|
|
*/
|
|
#define BOOTROM_PARAM_ADDR 0x2FFC0078
|
|
#define BOOTROM_MODE_MASK GENMASK(15, 0)
|
|
#define BOOTROM_MODE_SHIFT 0
|
|
#define BOOTROM_INSTANCE_MASK GENMASK(31, 16)
|
|
#define BOOTROM_INSTANCE_SHIFT 16
|
|
|
|
/* Device Part Number (RPN) = OTP_DATA1 lower 8 bits */
|
|
#define RPN_SHIFT 0
|
|
#define RPN_MASK GENMASK(7, 0)
|
|
|
|
/* Package = bit 27:29 of OTP16
|
|
* - 100: LBGA448 (FFI) => AA = LFBGA 18x18mm 448 balls p. 0.8mm
|
|
* - 011: LBGA354 (LCI) => AB = LFBGA 16x16mm 359 balls p. 0.8mm
|
|
* - 010: TFBGA361 (FFC) => AC = TFBGA 12x12mm 361 balls p. 0.5mm
|
|
* - 001: TFBGA257 (LCC) => AD = TFBGA 10x10mm 257 balls p. 0.5mm
|
|
* - others: Reserved
|
|
*/
|
|
#define PKG_SHIFT 27
|
|
#define PKG_MASK GENMASK(2, 0)
|
|
|
|
/*
|
|
* early TLB into the .data section so that it not get cleared
|
|
* with 16kB allignment (see TTBR0_BASE_ADDR_MASK)
|
|
*/
|
|
u8 early_tlb[PGTABLE_SIZE] __section(".data") __aligned(0x4000);
|
|
|
|
#if !defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD)
|
|
#ifndef CONFIG_TFABOOT
|
|
static void security_init(void)
|
|
{
|
|
/* Disable the backup domain write protection */
|
|
/* the protection is enable at each reset by hardware */
|
|
/* And must be disable by software */
|
|
setbits_le32(PWR_CR1, PWR_CR1_DBP);
|
|
|
|
while (!(readl(PWR_CR1) & PWR_CR1_DBP))
|
|
;
|
|
|
|
/* If RTC clock isn't enable so this is a cold boot then we need
|
|
* to reset the backup domain
|
|
*/
|
|
if (!(readl(RCC_BDCR) & RCC_BDCR_RTCSRC)) {
|
|
setbits_le32(RCC_BDCR, RCC_BDCR_VSWRST);
|
|
while (!(readl(RCC_BDCR) & RCC_BDCR_VSWRST))
|
|
;
|
|
clrbits_le32(RCC_BDCR, RCC_BDCR_VSWRST);
|
|
}
|
|
|
|
/* allow non secure access in Write/Read for all peripheral */
|
|
writel(GENMASK(25, 0), ETZPC_DECPROT0);
|
|
|
|
/* Open SYSRAM for no secure access */
|
|
writel(0x0, ETZPC_TZMA1_SIZE);
|
|
|
|
/* enable TZC1 TZC2 clock */
|
|
writel(BIT(11) | BIT(12), RCC_MP_APB5ENSETR);
|
|
|
|
/* Region 0 set to no access by default */
|
|
/* bit 0 / 16 => nsaid0 read/write Enable
|
|
* bit 1 / 17 => nsaid1 read/write Enable
|
|
* ...
|
|
* bit 15 / 31 => nsaid15 read/write Enable
|
|
*/
|
|
writel(0xFFFFFFFF, TZC_REGION_ID_ACCESS0);
|
|
/* bit 30 / 31 => Secure Global Enable : write/read */
|
|
/* bit 0 / 1 => Region Enable for filter 0/1 */
|
|
writel(BIT(0) | BIT(1) | BIT(30) | BIT(31), TZC_REGION_ATTRIBUTE0);
|
|
|
|
/* Enable Filter 0 and 1 */
|
|
setbits_le32(TZC_GATE_KEEPER, BIT(0) | BIT(1));
|
|
|
|
/* RCC trust zone deactivated */
|
|
writel(0x0, RCC_TZCR);
|
|
|
|
/* TAMP: deactivate the internal tamper
|
|
* Bit 23 ITAMP8E: monotonic counter overflow
|
|
* Bit 20 ITAMP5E: RTC calendar overflow
|
|
* Bit 19 ITAMP4E: HSE monitoring
|
|
* Bit 18 ITAMP3E: LSE monitoring
|
|
* Bit 16 ITAMP1E: RTC power domain supply monitoring
|
|
*/
|
|
writel(0x0, TAMP_CR1);
|
|
|
|
/* GPIOZ: deactivate the security */
|
|
writel(BIT(0), RCC_MP_AHB5ENSETR);
|
|
writel(0x0, GPIOZ_SECCFGR);
|
|
}
|
|
#endif /* CONFIG_TFABOOT */
|
|
|
|
/*
|
|
* Debug init
|
|
*/
|
|
static void dbgmcu_init(void)
|
|
{
|
|
/*
|
|
* Freeze IWDG2 if Cortex-A7 is in debug mode
|
|
* done in TF-A for TRUSTED boot and
|
|
* DBGMCU access is controlled by BSEC_DENABLE.DBGSWENABLE
|
|
*/
|
|
if (!IS_ENABLED(CONFIG_TFABOOT) && bsec_dbgswenable()) {
|
|
setbits_le32(RCC_DBGCFGR, RCC_DBGCFGR_DBGCKEN);
|
|
setbits_le32(DBGMCU_APB4FZ1, DBGMCU_APB4FZ1_IWDG2);
|
|
}
|
|
}
|
|
|
|
void spl_board_init(void)
|
|
{
|
|
dbgmcu_init();
|
|
}
|
|
#endif /* !defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD) */
|
|
|
|
#if !defined(CONFIG_TFABOOT) && \
|
|
(!defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD))
|
|
/* get bootmode from ROM code boot context: saved in TAMP register */
|
|
static void update_bootmode(void)
|
|
{
|
|
u32 boot_mode;
|
|
u32 bootrom_itf = readl(BOOTROM_PARAM_ADDR);
|
|
u32 bootrom_device, bootrom_instance;
|
|
|
|
/* enable TAMP clock = RTCAPBEN */
|
|
writel(BIT(8), RCC_MP_APB5ENSETR);
|
|
|
|
/* read bootrom context */
|
|
bootrom_device =
|
|
(bootrom_itf & BOOTROM_MODE_MASK) >> BOOTROM_MODE_SHIFT;
|
|
bootrom_instance =
|
|
(bootrom_itf & BOOTROM_INSTANCE_MASK) >> BOOTROM_INSTANCE_SHIFT;
|
|
boot_mode =
|
|
((bootrom_device << BOOT_TYPE_SHIFT) & BOOT_TYPE_MASK) |
|
|
((bootrom_instance << BOOT_INSTANCE_SHIFT) &
|
|
BOOT_INSTANCE_MASK);
|
|
|
|
/* save the boot mode in TAMP backup register */
|
|
clrsetbits_le32(TAMP_BOOT_CONTEXT,
|
|
TAMP_BOOT_MODE_MASK,
|
|
boot_mode << TAMP_BOOT_MODE_SHIFT);
|
|
}
|
|
#endif
|
|
|
|
u32 get_bootmode(void)
|
|
{
|
|
/* read bootmode from TAMP backup register */
|
|
return (readl(TAMP_BOOT_CONTEXT) & TAMP_BOOT_MODE_MASK) >>
|
|
TAMP_BOOT_MODE_SHIFT;
|
|
}
|
|
|
|
/*
|
|
* initialize the MMU and activate cache in SPL or in U-Boot pre-reloc stage
|
|
* MMU/TLB is updated in enable_caches() for U-Boot after relocation
|
|
* or is deactivated in U-Boot entry function start.S::cpu_init_cp15
|
|
*/
|
|
static void early_enable_caches(void)
|
|
{
|
|
/* I-cache is already enabled in start.S: cpu_init_cp15 */
|
|
|
|
if (CONFIG_IS_ENABLED(SYS_DCACHE_OFF))
|
|
return;
|
|
|
|
gd->arch.tlb_size = PGTABLE_SIZE;
|
|
gd->arch.tlb_addr = (unsigned long)&early_tlb;
|
|
|
|
dcache_enable();
|
|
|
|
if (IS_ENABLED(CONFIG_SPL_BUILD))
|
|
mmu_set_region_dcache_behaviour(
|
|
ALIGN_DOWN(STM32_SYSRAM_BASE, MMU_SECTION_SIZE),
|
|
ALIGN(STM32_SYSRAM_SIZE, MMU_SECTION_SIZE),
|
|
DCACHE_DEFAULT_OPTION);
|
|
else
|
|
mmu_set_region_dcache_behaviour(STM32_DDR_BASE,
|
|
CONFIG_DDR_CACHEABLE_SIZE,
|
|
DCACHE_DEFAULT_OPTION);
|
|
}
|
|
|
|
/*
|
|
* Early system init
|
|
*/
|
|
int arch_cpu_init(void)
|
|
{
|
|
u32 boot_mode;
|
|
|
|
early_enable_caches();
|
|
|
|
/* early armv7 timer init: needed for polling */
|
|
timer_init();
|
|
|
|
#if !defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD)
|
|
#ifndef CONFIG_TFABOOT
|
|
security_init();
|
|
update_bootmode();
|
|
#endif
|
|
/* Reset Coprocessor state unless it wakes up from Standby power mode */
|
|
if (!(readl(PWR_MCUCR) & PWR_MCUCR_SBF)) {
|
|
writel(TAMP_COPRO_STATE_OFF, TAMP_COPRO_STATE);
|
|
writel(0, TAMP_COPRO_RSC_TBL_ADDRESS);
|
|
}
|
|
#endif
|
|
|
|
boot_mode = get_bootmode();
|
|
|
|
if ((boot_mode & TAMP_BOOT_DEVICE_MASK) == BOOT_SERIAL_UART)
|
|
gd->flags |= GD_FLG_SILENT | GD_FLG_DISABLE_CONSOLE;
|
|
#if defined(CONFIG_DEBUG_UART) && \
|
|
!defined(CONFIG_TFABOOT) && \
|
|
(!defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD))
|
|
else
|
|
debug_uart_init();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
void enable_caches(void)
|
|
{
|
|
/* I-cache is already enabled in start.S: icache_enable() not needed */
|
|
|
|
/* deactivate the data cache, early enabled in arch_cpu_init() */
|
|
dcache_disable();
|
|
/*
|
|
* update MMU after relocation and enable the data cache
|
|
* warning: the TLB location udpated in board_f.c::reserve_mmu
|
|
*/
|
|
dcache_enable();
|
|
}
|
|
|
|
static u32 read_idc(void)
|
|
{
|
|
/* DBGMCU access is controlled by BSEC_DENABLE.DBGSWENABLE */
|
|
if (bsec_dbgswenable()) {
|
|
setbits_le32(RCC_DBGCFGR, RCC_DBGCFGR_DBGCKEN);
|
|
|
|
return readl(DBGMCU_IDC);
|
|
}
|
|
|
|
if (CONFIG_IS_ENABLED(STM32MP15x))
|
|
return CPU_DEV_STM32MP15; /* STM32MP15x and unknown revision */
|
|
else
|
|
return 0x0;
|
|
}
|
|
|
|
u32 get_cpu_dev(void)
|
|
{
|
|
return (read_idc() & DBGMCU_IDC_DEV_ID_MASK) >> DBGMCU_IDC_DEV_ID_SHIFT;
|
|
}
|
|
|
|
u32 get_cpu_rev(void)
|
|
{
|
|
return (read_idc() & DBGMCU_IDC_REV_ID_MASK) >> DBGMCU_IDC_REV_ID_SHIFT;
|
|
}
|
|
|
|
static u32 get_otp(int index, int shift, int mask)
|
|
{
|
|
int ret;
|
|
struct udevice *dev;
|
|
u32 otp = 0;
|
|
|
|
ret = uclass_get_device_by_driver(UCLASS_MISC,
|
|
DM_DRIVER_GET(stm32mp_bsec),
|
|
&dev);
|
|
|
|
if (!ret)
|
|
ret = misc_read(dev, STM32_BSEC_SHADOW(index),
|
|
&otp, sizeof(otp));
|
|
|
|
return (otp >> shift) & mask;
|
|
}
|
|
|
|
/* Get Device Part Number (RPN) from OTP */
|
|
static u32 get_cpu_rpn(void)
|
|
{
|
|
return get_otp(BSEC_OTP_RPN, RPN_SHIFT, RPN_MASK);
|
|
}
|
|
|
|
u32 get_cpu_type(void)
|
|
{
|
|
return (get_cpu_dev() << 16) | get_cpu_rpn();
|
|
}
|
|
|
|
/* Get Package options from OTP */
|
|
u32 get_cpu_package(void)
|
|
{
|
|
return get_otp(BSEC_OTP_PKG, PKG_SHIFT, PKG_MASK);
|
|
}
|
|
|
|
void get_soc_name(char name[SOC_NAME_SIZE])
|
|
{
|
|
char *cpu_s, *cpu_r, *pkg;
|
|
|
|
/* MPUs Part Numbers */
|
|
switch (get_cpu_type()) {
|
|
case CPU_STM32MP157Fxx:
|
|
cpu_s = "157F";
|
|
break;
|
|
case CPU_STM32MP157Dxx:
|
|
cpu_s = "157D";
|
|
break;
|
|
case CPU_STM32MP157Cxx:
|
|
cpu_s = "157C";
|
|
break;
|
|
case CPU_STM32MP157Axx:
|
|
cpu_s = "157A";
|
|
break;
|
|
case CPU_STM32MP153Fxx:
|
|
cpu_s = "153F";
|
|
break;
|
|
case CPU_STM32MP153Dxx:
|
|
cpu_s = "153D";
|
|
break;
|
|
case CPU_STM32MP153Cxx:
|
|
cpu_s = "153C";
|
|
break;
|
|
case CPU_STM32MP153Axx:
|
|
cpu_s = "153A";
|
|
break;
|
|
case CPU_STM32MP151Fxx:
|
|
cpu_s = "151F";
|
|
break;
|
|
case CPU_STM32MP151Dxx:
|
|
cpu_s = "151D";
|
|
break;
|
|
case CPU_STM32MP151Cxx:
|
|
cpu_s = "151C";
|
|
break;
|
|
case CPU_STM32MP151Axx:
|
|
cpu_s = "151A";
|
|
break;
|
|
default:
|
|
cpu_s = "????";
|
|
break;
|
|
}
|
|
|
|
/* Package */
|
|
switch (get_cpu_package()) {
|
|
case PKG_AA_LBGA448:
|
|
pkg = "AA";
|
|
break;
|
|
case PKG_AB_LBGA354:
|
|
pkg = "AB";
|
|
break;
|
|
case PKG_AC_TFBGA361:
|
|
pkg = "AC";
|
|
break;
|
|
case PKG_AD_TFBGA257:
|
|
pkg = "AD";
|
|
break;
|
|
default:
|
|
pkg = "??";
|
|
break;
|
|
}
|
|
|
|
/* REVISION */
|
|
switch (get_cpu_rev()) {
|
|
case CPU_REVA:
|
|
cpu_r = "A";
|
|
break;
|
|
case CPU_REVB:
|
|
cpu_r = "B";
|
|
break;
|
|
case CPU_REVZ:
|
|
cpu_r = "Z";
|
|
break;
|
|
default:
|
|
cpu_r = "?";
|
|
break;
|
|
}
|
|
|
|
snprintf(name, SOC_NAME_SIZE, "STM32MP%s%s Rev.%s", cpu_s, pkg, cpu_r);
|
|
}
|
|
|
|
#if defined(CONFIG_DISPLAY_CPUINFO)
|
|
int print_cpuinfo(void)
|
|
{
|
|
char name[SOC_NAME_SIZE];
|
|
|
|
get_soc_name(name);
|
|
printf("CPU: %s\n", name);
|
|
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_DISPLAY_CPUINFO */
|
|
|
|
static void setup_boot_mode(void)
|
|
{
|
|
const u32 serial_addr[] = {
|
|
STM32_USART1_BASE,
|
|
STM32_USART2_BASE,
|
|
STM32_USART3_BASE,
|
|
STM32_UART4_BASE,
|
|
STM32_UART5_BASE,
|
|
STM32_USART6_BASE,
|
|
STM32_UART7_BASE,
|
|
STM32_UART8_BASE
|
|
};
|
|
char cmd[60];
|
|
u32 boot_ctx = readl(TAMP_BOOT_CONTEXT);
|
|
u32 boot_mode =
|
|
(boot_ctx & TAMP_BOOT_MODE_MASK) >> TAMP_BOOT_MODE_SHIFT;
|
|
unsigned int instance = (boot_mode & TAMP_BOOT_INSTANCE_MASK) - 1;
|
|
u32 forced_mode = (boot_ctx & TAMP_BOOT_FORCED_MASK);
|
|
struct udevice *dev;
|
|
int alias;
|
|
|
|
pr_debug("%s: boot_ctx=0x%x => boot_mode=%x, instance=%d forced=%x\n",
|
|
__func__, boot_ctx, boot_mode, instance, forced_mode);
|
|
switch (boot_mode & TAMP_BOOT_DEVICE_MASK) {
|
|
case BOOT_SERIAL_UART:
|
|
if (instance > ARRAY_SIZE(serial_addr))
|
|
break;
|
|
/* serial : search associated alias in devicetree */
|
|
sprintf(cmd, "serial@%x", serial_addr[instance]);
|
|
if (uclass_get_device_by_name(UCLASS_SERIAL, cmd, &dev))
|
|
break;
|
|
if (fdtdec_get_alias_seq(gd->fdt_blob, "serial",
|
|
dev_of_offset(dev), &alias))
|
|
break;
|
|
sprintf(cmd, "%d", alias);
|
|
env_set("boot_device", "serial");
|
|
env_set("boot_instance", cmd);
|
|
|
|
/* restore console on uart when not used */
|
|
if (gd->cur_serial_dev != dev) {
|
|
gd->flags &= ~(GD_FLG_SILENT |
|
|
GD_FLG_DISABLE_CONSOLE);
|
|
printf("serial boot with console enabled!\n");
|
|
}
|
|
break;
|
|
case BOOT_SERIAL_USB:
|
|
env_set("boot_device", "usb");
|
|
env_set("boot_instance", "0");
|
|
break;
|
|
case BOOT_FLASH_SD:
|
|
case BOOT_FLASH_EMMC:
|
|
sprintf(cmd, "%d", instance);
|
|
env_set("boot_device", "mmc");
|
|
env_set("boot_instance", cmd);
|
|
break;
|
|
case BOOT_FLASH_NAND:
|
|
env_set("boot_device", "nand");
|
|
env_set("boot_instance", "0");
|
|
break;
|
|
case BOOT_FLASH_SPINAND:
|
|
env_set("boot_device", "spi-nand");
|
|
env_set("boot_instance", "0");
|
|
break;
|
|
case BOOT_FLASH_NOR:
|
|
env_set("boot_device", "nor");
|
|
env_set("boot_instance", "0");
|
|
break;
|
|
default:
|
|
pr_debug("unexpected boot mode = %x\n", boot_mode);
|
|
break;
|
|
}
|
|
|
|
switch (forced_mode) {
|
|
case BOOT_FASTBOOT:
|
|
printf("Enter fastboot!\n");
|
|
env_set("preboot", "env set preboot; fastboot 0");
|
|
break;
|
|
case BOOT_STM32PROG:
|
|
env_set("boot_device", "usb");
|
|
env_set("boot_instance", "0");
|
|
break;
|
|
case BOOT_UMS_MMC0:
|
|
case BOOT_UMS_MMC1:
|
|
case BOOT_UMS_MMC2:
|
|
printf("Enter UMS!\n");
|
|
instance = forced_mode - BOOT_UMS_MMC0;
|
|
sprintf(cmd, "env set preboot; ums 0 mmc %d", instance);
|
|
env_set("preboot", cmd);
|
|
break;
|
|
case BOOT_RECOVERY:
|
|
env_set("preboot", "env set preboot; run altbootcmd");
|
|
break;
|
|
case BOOT_NORMAL:
|
|
break;
|
|
default:
|
|
pr_debug("unexpected forced boot mode = %x\n", forced_mode);
|
|
break;
|
|
}
|
|
|
|
/* clear TAMP for next reboot */
|
|
clrsetbits_le32(TAMP_BOOT_CONTEXT, TAMP_BOOT_FORCED_MASK, BOOT_NORMAL);
|
|
}
|
|
|
|
/*
|
|
* If there is no MAC address in the environment, then it will be initialized
|
|
* (silently) from the value in the OTP.
|
|
*/
|
|
__weak int setup_mac_address(void)
|
|
{
|
|
#if defined(CONFIG_NET)
|
|
int ret;
|
|
int i;
|
|
u32 otp[2];
|
|
uchar enetaddr[6];
|
|
struct udevice *dev;
|
|
|
|
/* MAC already in environment */
|
|
if (eth_env_get_enetaddr("ethaddr", enetaddr))
|
|
return 0;
|
|
|
|
ret = uclass_get_device_by_driver(UCLASS_MISC,
|
|
DM_DRIVER_GET(stm32mp_bsec),
|
|
&dev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = misc_read(dev, STM32_BSEC_SHADOW(BSEC_OTP_MAC),
|
|
otp, sizeof(otp));
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
for (i = 0; i < 6; i++)
|
|
enetaddr[i] = ((uint8_t *)&otp)[i];
|
|
|
|
if (!is_valid_ethaddr(enetaddr)) {
|
|
pr_err("invalid MAC address in OTP %pM\n", enetaddr);
|
|
return -EINVAL;
|
|
}
|
|
pr_debug("OTP MAC address = %pM\n", enetaddr);
|
|
ret = eth_env_set_enetaddr("ethaddr", enetaddr);
|
|
if (ret)
|
|
pr_err("Failed to set mac address %pM from OTP: %d\n",
|
|
enetaddr, ret);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int setup_serial_number(void)
|
|
{
|
|
char serial_string[25];
|
|
u32 otp[3] = {0, 0, 0 };
|
|
struct udevice *dev;
|
|
int ret;
|
|
|
|
if (env_get("serial#"))
|
|
return 0;
|
|
|
|
ret = uclass_get_device_by_driver(UCLASS_MISC,
|
|
DM_DRIVER_GET(stm32mp_bsec),
|
|
&dev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = misc_read(dev, STM32_BSEC_SHADOW(BSEC_OTP_SERIAL),
|
|
otp, sizeof(otp));
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
sprintf(serial_string, "%08X%08X%08X", otp[0], otp[1], otp[2]);
|
|
env_set("serial#", serial_string);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int arch_misc_init(void)
|
|
{
|
|
setup_boot_mode();
|
|
setup_mac_address();
|
|
setup_serial_number();
|
|
|
|
return 0;
|
|
}
|