mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-18 17:18:01 +09:00
19ed7b4ecf
Tegra's "APB misc" register region contains various miscellaneous registers and the Tegra pinmux registers. Some code that touches the misc registers currently uses struct pmux_tri_ctlr, which is intended to be a definition of pinmux registers, rather than struct apb_misc_pp_ctrl, which is intended to be a definition of the miscellaneous registers. Convert all such code to use struct apb_misc_pp_ctrl, since struct pmux_tri_ctlr goes away in the next patch. This requires adding a missing field definition to struct apb_misc_pp_ctrl, and moving the header into a more common location. Signed-off-by: Stephen Warren <swarren@nvidia.com> Acked-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
23 lines
494 B
C
23 lines
494 B
C
/*
|
|
* Copyright (c) 2012 The Chromium OS Authors.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _GP_PADCTRL_H_
|
|
#define _GP_PADCTRL_H_
|
|
|
|
/* APB_MISC_PP registers */
|
|
struct apb_misc_pp_ctlr {
|
|
u32 reserved0[2];
|
|
u32 strapping_opt_a;/* 0x08: APB_MISC_PP_STRAPPING_OPT_A */
|
|
u32 reserved1[6]; /* 0x0c .. 0x20 */
|
|
u32 cfg_ctl; /* 0x24 */
|
|
};
|
|
|
|
/* bit fields definitions for APB_MISC_PP_STRAPPING_OPT_A register */
|
|
#define RAM_CODE_SHIFT 4
|
|
#define RAM_CODE_MASK (0xf << RAM_CODE_SHIFT)
|
|
|
|
#endif
|