mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
![]() For 64B cacheline SoC, set the fixed 8-beat burst len, for 32B cacheline SoC, set the On-The-Fly as default. Signed-off-by: Dave Liu <daveliu@freescale.com> |
||
---|---|---|
.. | ||
common_timing_params.h | ||
ctrl_regs.c | ||
ddr.h | ||
ddr1_dimm_params.c | ||
ddr2_dimm_params.c | ||
ddr3_dimm_params.c | ||
lc_common_dimm_params.c | ||
main.c | ||
Makefile | ||
options.c | ||
util.c |