mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 01:18:52 +09:00
![Masahiro Yamada](/assets/img/avatar_default.png)
Two support card variants are used with UniPhier reference boards: - 1 chip select support card (original CPLD) - 3 chip selects support card (ARIMA-compatible CPLD) Currently, the former is only supported on PH1-Pro4, but it can be expanded to PH1-LD4, PH1-sLD8 with a little code change. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
59 lines
1.6 KiB
C
59 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2011-2015 Panasonic Corporation
|
|
* Author: Masahiro Yamada <yamada.m@jp.panasonic.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <mach/sbc-regs.h>
|
|
#include <mach/sg-regs.h>
|
|
|
|
void sbc_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
/* system bus output enable */
|
|
tmp = readl(PC0CTRL);
|
|
tmp &= 0xfffffcff;
|
|
writel(tmp, PC0CTRL);
|
|
|
|
/*
|
|
* SBCTRL0* does not need settings because PH1-sLD8 has no support for
|
|
* XECS0. The boot swap must be enabled to boot from the support card.
|
|
*/
|
|
|
|
if (boot_is_swapped()) {
|
|
/* XECS1 : boot memory if boot swap is on */
|
|
writel(SBCTRL0_SAVEPIN_MEM_VALUE, SBCTRL10);
|
|
writel(SBCTRL1_SAVEPIN_MEM_VALUE, SBCTRL11);
|
|
writel(SBCTRL2_SAVEPIN_MEM_VALUE, SBCTRL12);
|
|
writel(SBCTRL4_SAVEPIN_MEM_VALUE, SBCTRL14);
|
|
}
|
|
|
|
/* XECS4 : sub memory */
|
|
writel(SBCTRL0_SAVEPIN_MEM_VALUE, SBCTRL40);
|
|
writel(SBCTRL1_SAVEPIN_MEM_VALUE, SBCTRL41);
|
|
writel(SBCTRL2_SAVEPIN_MEM_VALUE, SBCTRL42);
|
|
writel(SBCTRL4_SAVEPIN_MEM_VALUE, SBCTRL44);
|
|
|
|
/* XECS5 : peripherals */
|
|
writel(SBCTRL0_SAVEPIN_PERI_VALUE, SBCTRL50);
|
|
writel(SBCTRL1_SAVEPIN_PERI_VALUE, SBCTRL51);
|
|
writel(SBCTRL2_SAVEPIN_PERI_VALUE, SBCTRL52);
|
|
writel(SBCTRL4_SAVEPIN_PERI_VALUE, SBCTRL54);
|
|
|
|
/* base address regsiters */
|
|
writel(0x0000bc01, SBBASE0); /* boot memory */
|
|
writel(0x0900bfff, SBBASE1); /* dummy */
|
|
writel(0x0400bc01, SBBASE4); /* sub memory */
|
|
writel(0x0800bf01, SBBASE5); /* peripherals */
|
|
|
|
sg_set_pinsel(134, 16); /* XIRQ6 -> XECS4 */
|
|
sg_set_pinsel(135, 16); /* XIRQ7 -> XECS5 */
|
|
|
|
/* dummy read to assure write process */
|
|
readl(SG_PINCTRL(0));
|
|
}
|