mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 02:36:39 +09:00
93d92d46cd
The ProXstream2/PH1-LD6b is integrated with a new IP for DDR PHY which is not register-compatible with the former SoCs. Add a new command to support the register dump of this IP. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
16 lines
555 B
Makefile
16 lines
555 B
Makefile
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-$(CONFIG_ARCH_UNIPHIER_PH1_LD4) += umc-ph1-ld4.o \
|
|
ddrphy-training.o ddrphy-ph1-ld4.o
|
|
obj-$(CONFIG_ARCH_UNIPHIER_PH1_PRO4) += umc-ph1-pro4.o \
|
|
ddrphy-training.o ddrphy-ph1-pro4.o
|
|
obj-$(CONFIG_ARCH_UNIPHIER_PH1_SLD8) += umc-ph1-sld8.o \
|
|
ddrphy-training.o ddrphy-ph1-sld8.o
|
|
obj-$(CONFIG_ARCH_UNIPHIER_PROXSTREAM2) += umc-proxstream2.o
|
|
obj-$(CONFIG_ARCH_UNIPHIER_PH1_LD6B) += umc-proxstream2.o
|
|
|
|
obj-$(CONFIG_CMD_DDRPHY_DUMP) += cmd_ddrphy.o
|
|
obj-$(CONFIG_CMD_DDRMPHY_DUMP) += cmd_ddrmphy.o
|