mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-23 19:39:44 +09:00
af47faf650
This adds the reset support for the following devices that was until then not implemented: - BFTIC4 - QSFPs This also fixes the configuration of the prst behaviour for the other resets: Only the u-boot and kernel relevant subsystems are taken out of reset (pcie, ZL30158, and front eth phy). Most of the prst config move to misc_init_f(), except for the PCIe related ones that are in pci_init_board and the bftic and ZL30158 ones that should be done as soon as possible. Only the behavior of the Hooper reset is changed according to the documentation as the application is not able to not configure the switch when it is not reset. Signed-off-by: Valentin Longchamp <valentin.longchamp@keymile.com>
29 lines
823 B
C
29 lines
823 B
C
/*
|
|
* (C) Copyright 2013 Keymile AG
|
|
* Valentin Longchamp <valentin.longchamp@keymile.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/* QRIO GPIO ports */
|
|
#define GPIO_A 0x40
|
|
#define GPIO_B 0x60
|
|
|
|
int qrio_get_gpio(u8 port_off, u8 gpio_nr);
|
|
void qrio_set_opendrain_gpio(u8 port_off, u8 gpio_nr, u8 val);
|
|
void qrio_set_gpio(u8 port_off, u8 gpio_nr, bool value);
|
|
void qrio_gpio_direction_output(u8 port_off, u8 gpio_nr, bool value);
|
|
void qrio_gpio_direction_input(u8 port_off, u8 gpio_nr);
|
|
|
|
#define PRSTCFG_POWUP_UNIT_CORE_RST 0x0
|
|
#define PRSTCFG_POWUP_UNIT_RST 0x1
|
|
#define PRSTCFG_POWUP_RST 0x3
|
|
|
|
void qrio_prst(u8 bit, bool en, bool wden);
|
|
void qrio_wdmask(u8 bit, bool wden);
|
|
void qrio_prstcfg(u8 bit, u8 mode);
|
|
void qrio_set_leds(void);
|
|
void qrio_enable_app_buffer(void);
|
|
|
|
void pci_of_setup(void *blob, bd_t *bd);
|