mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-23 02:18:51 +09:00
![]() Now that bit 29 is the USB PHY reset bit, update the Kilauea port to remove the USB PHY reset after powerup. The CPLD will keep the USB PHY in reset (active low) until the bit is set to 1 in board_early_init_f(). Signed-off-by: Stefan Roese <sr@denx.de> |
||
---|---|---|
.. | ||
cmd_pll.c | ||
config.mk | ||
init.S | ||
kilauea.c | ||
Makefile | ||
memory.c | ||
u-boot-nand.lds | ||
u-boot.lds |