mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
5a9d7f9c91
Drop the Apollo Lake prefix 'apl' from the functions, types and
variables in the P2SB driver.
The P2SB is not Apollo Lake specific, and as such it was moved in
commit 2999846c11 ("x86: Move P2SB from Apollo Lake to a more generic
location") from the Apollo Lake folder to the intel_common folder.
Signed-off-by: Wolfgang Wallner <wolfgang.wallner@br-automation.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
40 lines
844 B
Plaintext
40 lines
844 B
Plaintext
* Intel Apollo Lake pin controller
|
|
|
|
The Apollo Lake (APL) pin controller is used to select the function of a pin
|
|
and to configure it.
|
|
|
|
Required properties:
|
|
- compatible: "intel,apl-pinctrl"
|
|
- intel,p2sb-port-id: Port ID number within the parent P2SB
|
|
- reg: PCI address of the controller
|
|
|
|
Please refer to pinctrl-bindings.txt in this directory for details of the
|
|
common pinctrl bindings used by client devices.
|
|
|
|
Optional subnodes:
|
|
|
|
GPIO nodes may be added as children of the pinctrl nodes. See intel,apl-gpio
|
|
for the binding.
|
|
|
|
|
|
Example:
|
|
|
|
...
|
|
{
|
|
p2sb: p2sb@d,0 {
|
|
reg = <0x02006810 0 0 0 0>;
|
|
compatible = "intel,p2sb";
|
|
early-regs = <IOMAP_P2SB_BAR 0x100000>;
|
|
|
|
n {
|
|
compatible = "intel,apl-pinctrl";
|
|
intel,p2sb-port-id = <PID_GPIO_N>;
|
|
gpio_n: gpio-n {
|
|
compatible = "intel,apl-gpio";
|
|
#gpio-cells = <2>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
...
|