mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 19:26:16 +09:00
7191d45348
PPA firmware and header address may vary depending upon different boards, configure ppa firmware and header address in board specific Kconfig. Signed-off-by: Vinitha V Pillai <vinitha.pillai@nxp.com> Signed-off-by: Jagdish Gediya <jagdish.gediya@nxp.com> Signed-off-by: Bhaskar Upadhaya <Bhaskar.Upadhaya@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
66 lines
1.0 KiB
Plaintext
66 lines
1.0 KiB
Plaintext
if TARGET_LS1012AQDS
|
|
|
|
config SYS_BOARD
|
|
default "ls1012aqds"
|
|
|
|
config SYS_VENDOR
|
|
default "freescale"
|
|
|
|
config SYS_SOC
|
|
default "fsl-layerscape"
|
|
|
|
config SYS_CONFIG_NAME
|
|
default "ls1012aqds"
|
|
|
|
config SYS_LS_PPA_FW_ADDR
|
|
hex "PPA Firmware Addr"
|
|
default 0x40400000
|
|
|
|
if FSL_PFE
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select PHYLIB
|
|
imply PHY_VITESSE
|
|
imply PHY_REALTEK
|
|
imply PHY_AQUANTIA
|
|
imply PHYLIB_10G
|
|
|
|
config PFE_RGMII_RESET_WA
|
|
def_bool y
|
|
|
|
config SYS_LS_PFE_FW_ADDR
|
|
hex "Flash address of PFE firmware"
|
|
default 0x40a00000
|
|
|
|
config DDR_PFE_PHYS_BASEADDR
|
|
hex "PFE DDR physical base address"
|
|
default 0x03800000
|
|
|
|
config DDR_PFE_BASEADDR
|
|
hex "PFE DDR base address"
|
|
default 0x83800000
|
|
|
|
config PFE_EMAC1_PHY_ADDR
|
|
hex "PFE DDR base address"
|
|
default 0x1e
|
|
|
|
config PFE_EMAC2_PHY_ADDR
|
|
hex "PFE DDR base address"
|
|
default 0x1
|
|
|
|
config PFE_SGMII_2500_PHY1_ADDR
|
|
hex "PFE DDR base address"
|
|
default 0x1
|
|
|
|
config PFE_SGMII_2500_PHY2_ADDR
|
|
hex "PFE DDR base address"
|
|
default 0x2
|
|
|
|
endif
|
|
|
|
|
|
source "board/freescale/common/Kconfig"
|
|
|
|
endif
|