mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
2fd1dc5593
Move Stratix10 and Agilex system manager common code to system_manager_soc64.h. Changed macros to use SYSMGR_SOC64_*. Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
107 lines
2.9 KiB
C
107 lines
2.9 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2016-2018 Intel Corporation <www.intel.com>
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/reset_manager.h>
|
|
#include <asm/arch/system_manager.h>
|
|
#include <dt-bindings/reset/altr,rst-mgr-s10.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
/* Assert or de-assert SoCFPGA reset manager reset. */
|
|
void socfpga_per_reset(u32 reset, int set)
|
|
{
|
|
unsigned long reg;
|
|
|
|
if (RSTMGR_BANK(reset) == 0)
|
|
reg = RSTMGR_SOC64_MPUMODRST;
|
|
else if (RSTMGR_BANK(reset) == 1)
|
|
reg = RSTMGR_SOC64_PER0MODRST;
|
|
else if (RSTMGR_BANK(reset) == 2)
|
|
reg = RSTMGR_SOC64_PER1MODRST;
|
|
else if (RSTMGR_BANK(reset) == 3)
|
|
reg = RSTMGR_SOC64_BRGMODRST;
|
|
else /* Invalid reset register, do nothing */
|
|
return;
|
|
|
|
if (set)
|
|
setbits_le32(socfpga_get_rstmgr_addr() + reg,
|
|
1 << RSTMGR_RESET(reset));
|
|
else
|
|
clrbits_le32(socfpga_get_rstmgr_addr() + reg,
|
|
1 << RSTMGR_RESET(reset));
|
|
}
|
|
|
|
/*
|
|
* Assert reset on every peripheral but L4WD0.
|
|
* Watchdog must be kept intact to prevent glitches
|
|
* and/or hangs.
|
|
*/
|
|
void socfpga_per_reset_all(void)
|
|
{
|
|
const u32 l4wd0 = 1 << RSTMGR_RESET(SOCFPGA_RESET(L4WD0));
|
|
|
|
/* disable all except OCP and l4wd0. OCP disable later */
|
|
writel(~(l4wd0 | RSTMGR_PER0MODRST_OCP_MASK),
|
|
socfpga_get_rstmgr_addr() + RSTMGR_SOC64_PER0MODRST);
|
|
writel(~l4wd0, socfpga_get_rstmgr_addr() + RSTMGR_SOC64_PER0MODRST);
|
|
writel(0xffffffff, socfpga_get_rstmgr_addr() + RSTMGR_SOC64_PER1MODRST);
|
|
}
|
|
|
|
void socfpga_bridges_reset(int enable)
|
|
{
|
|
if (enable) {
|
|
/* clear idle request to all bridges */
|
|
setbits_le32(socfpga_get_sysmgr_addr() +
|
|
SYSMGR_SOC64_NOC_IDLEREQ_CLR, ~0);
|
|
|
|
/* Release all bridges from reset state */
|
|
clrbits_le32(socfpga_get_rstmgr_addr() + RSTMGR_SOC64_BRGMODRST,
|
|
~0);
|
|
|
|
/* Poll until all idleack to 0 */
|
|
while (readl(socfpga_get_sysmgr_addr() +
|
|
SYSMGR_SOC64_NOC_IDLEACK))
|
|
;
|
|
} else {
|
|
/* set idle request to all bridges */
|
|
writel(~0,
|
|
socfpga_get_sysmgr_addr() +
|
|
SYSMGR_SOC64_NOC_IDLEREQ_SET);
|
|
|
|
/* Enable the NOC timeout */
|
|
writel(1, socfpga_get_sysmgr_addr() + SYSMGR_SOC64_NOC_TIMEOUT);
|
|
|
|
/* Poll until all idleack to 1 */
|
|
while ((readl(socfpga_get_sysmgr_addr() + SYSMGR_SOC64_NOC_IDLEACK) ^
|
|
(SYSMGR_NOC_H2F_MSK | SYSMGR_NOC_LWH2F_MSK)))
|
|
;
|
|
|
|
/* Poll until all idlestatus to 1 */
|
|
while ((readl(socfpga_get_sysmgr_addr() + SYSMGR_SOC64_NOC_IDLESTATUS) ^
|
|
(SYSMGR_NOC_H2F_MSK | SYSMGR_NOC_LWH2F_MSK)))
|
|
;
|
|
|
|
/* Reset all bridges (except NOR DDR scheduler & F2S) */
|
|
setbits_le32(socfpga_get_rstmgr_addr() + RSTMGR_SOC64_BRGMODRST,
|
|
~(RSTMGR_BRGMODRST_DDRSCH_MASK |
|
|
RSTMGR_BRGMODRST_FPGA2SOC_MASK));
|
|
|
|
/* Disable NOC timeout */
|
|
writel(0, socfpga_get_sysmgr_addr() + SYSMGR_SOC64_NOC_TIMEOUT);
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Return non-zero if the CPU has been warm reset
|
|
*/
|
|
int cpu_has_been_warmreset(void)
|
|
{
|
|
return readl(socfpga_get_rstmgr_addr() + RSTMGR_SOC64_STATUS) &
|
|
RSTMGR_L4WD_MPU_WARMRESET_MASK;
|
|
}
|