mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-25 20:39:43 +09:00
f1df936445
This patch adds the DDR3 setup and training code taken from the Marvell U-Boot repository. This code used to be included as a binary (bin_hdr) into the Armada A38x boot image. Not linked with the main U-Boot. With this code addition and the serdes/PHY setup code, the Armada A38x support in mainline U-Boot is finally self-contained. So the complete image for booting can be built from mainline U-Boot. Without any additional external inclusion. Note: This code has undergone many hours (days!) of coding-style cleanup and refactoring. It still is not checkpatch clean though, I'm afraid. As the factoring of the code has so many levels of indentation that many lines are longer than 80 chars. Signed-off-by: Stefan Roese <sr@denx.de>
15 lines
379 B
C
15 lines
379 B
C
/*
|
|
* Copyright (C) Marvell International Ltd. and its affiliates
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef _DDR3_TRAINING_HW_ALGO_H_
|
|
#define _DDR3_TRAINING_HW_ALGO_H_
|
|
|
|
int ddr3_tip_vref(u32 dev_num);
|
|
int ddr3_tip_write_additional_odt_setting(u32 dev_num, u32 if_id);
|
|
int ddr3_tip_cmd_addr_init_delay(u32 dev_num, u32 adll_tap);
|
|
|
|
#endif /* _DDR3_TRAINING_HW_ALGO_H_ */
|