mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-19 00:18:51 +09:00
![Tom Rini](/assets/img/avatar_default.png)
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
60 lines
1.7 KiB
C
60 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2016, NVIDIA CORPORATION.
|
|
*
|
|
* This header provides constants for binding nvidia,tegra186-gpio*.
|
|
*
|
|
* The first cell in Tegra's GPIO specifier is the GPIO ID. The macros below
|
|
* provide names for this.
|
|
*
|
|
* The second cell contains standard flag values specified in gpio.h.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_GPIO_TEGRA186_GPIO_H
|
|
#define _DT_BINDINGS_GPIO_TEGRA186_GPIO_H
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/* GPIOs implemented by main GPIO controller */
|
|
#define TEGRA_MAIN_GPIO_PORT_A 0
|
|
#define TEGRA_MAIN_GPIO_PORT_B 1
|
|
#define TEGRA_MAIN_GPIO_PORT_C 2
|
|
#define TEGRA_MAIN_GPIO_PORT_D 3
|
|
#define TEGRA_MAIN_GPIO_PORT_E 4
|
|
#define TEGRA_MAIN_GPIO_PORT_F 5
|
|
#define TEGRA_MAIN_GPIO_PORT_G 6
|
|
#define TEGRA_MAIN_GPIO_PORT_H 7
|
|
#define TEGRA_MAIN_GPIO_PORT_I 8
|
|
#define TEGRA_MAIN_GPIO_PORT_J 9
|
|
#define TEGRA_MAIN_GPIO_PORT_K 10
|
|
#define TEGRA_MAIN_GPIO_PORT_L 11
|
|
#define TEGRA_MAIN_GPIO_PORT_M 12
|
|
#define TEGRA_MAIN_GPIO_PORT_N 13
|
|
#define TEGRA_MAIN_GPIO_PORT_O 14
|
|
#define TEGRA_MAIN_GPIO_PORT_P 15
|
|
#define TEGRA_MAIN_GPIO_PORT_Q 16
|
|
#define TEGRA_MAIN_GPIO_PORT_R 17
|
|
#define TEGRA_MAIN_GPIO_PORT_T 18
|
|
#define TEGRA_MAIN_GPIO_PORT_X 19
|
|
#define TEGRA_MAIN_GPIO_PORT_Y 20
|
|
#define TEGRA_MAIN_GPIO_PORT_BB 21
|
|
#define TEGRA_MAIN_GPIO_PORT_CC 22
|
|
|
|
#define TEGRA_MAIN_GPIO(port, offset) \
|
|
((TEGRA_MAIN_GPIO_PORT_##port * 8) + offset)
|
|
|
|
/* GPIOs implemented by AON GPIO controller */
|
|
#define TEGRA_AON_GPIO_PORT_S 0
|
|
#define TEGRA_AON_GPIO_PORT_U 1
|
|
#define TEGRA_AON_GPIO_PORT_V 2
|
|
#define TEGRA_AON_GPIO_PORT_W 3
|
|
#define TEGRA_AON_GPIO_PORT_Z 4
|
|
#define TEGRA_AON_GPIO_PORT_AA 5
|
|
#define TEGRA_AON_GPIO_PORT_EE 6
|
|
#define TEGRA_AON_GPIO_PORT_FF 7
|
|
|
|
#define TEGRA_AON_GPIO(port, offset) \
|
|
((TEGRA_AON_GPIO_PORT_##port * 8) + offset)
|
|
|
|
#endif
|