mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 15:38:51 +09:00
![wdenk](/assets/img/avatar_default.png)
add FAT support for IDE, SCSI and USB * Patches by Gleb Natapov, 2 Sep 2003: - cleanup of POST code for unsupported architectures - MPC824x locks way0 of data cache for use as initial RAM; this patch unlocks it after relocation to RAM and invalidates the locked entries. * Patch by Gleb Natapov, 30 Aug 2003: new I2C driver for mpc107 bridge. Now works from flash. * Patch by Dave Ellis, 11 Aug 2003: - JFFS2: fix typo in common/cmd_jffs2.c - JFFS2: fix CFG_JFFS2_SORT_FRAGMENTS option - JFFS2: remove node version 0 warning - JFFS2: accept JFFS2 PADDING nodes - SXNI855T: add AM29LV800 support - SXNI855T: move environment from EEPROM to flash - SXNI855T: boot from JFFS2 in NOR or NAND flash * Patch by Bill Hargen, 11 Aug 2003: fixes for I2C on MPC8240 - fix i2c_write routine - fix iprobe command - eliminates use of global variables, plus dead code, cleanup.
58 lines
1.7 KiB
C
58 lines
1.7 KiB
C
/*
|
|
* (C) Copyright 2001
|
|
* Denis Peter, MPL AG Switzerland, d.peter@mpl.ch
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef _ISA_H_
|
|
#define _ISA_H_
|
|
/* Super IO */
|
|
#define SIO_CFG_PORT 0x3F0 /* Config Port Address */
|
|
|
|
#if defined(CONFIG_PIP405)
|
|
/* table fore SIO initialization */
|
|
typedef struct {
|
|
const uchar index;
|
|
const uchar val;
|
|
} SIO_LOGDEV_TABLE;
|
|
|
|
typedef struct {
|
|
const uchar ldev;
|
|
const SIO_LOGDEV_TABLE *ldev_table;
|
|
} SIO_TABLE;
|
|
|
|
|
|
unsigned char open_cfg_super_IO(int address);
|
|
unsigned char read_cfg_super_IO(int address, unsigned char function, unsigned char regaddr);
|
|
void write_cfg_super_IO(int address, unsigned char function, unsigned char regaddr, unsigned char data);
|
|
void close_cfg_super_IO(int address);
|
|
void isa_sio_setup(void);
|
|
#endif
|
|
|
|
void isa_irq_install_handler(int vec, interrupt_handler_t *handler, void *arg);
|
|
void isa_irq_free_handler(int vec);
|
|
int handle_isa_int(void);
|
|
void isa_init_irq_contr(void);
|
|
void isa_show_irq(void);
|
|
int isa_irq_get_count(int vec);
|
|
|
|
|
|
#endif
|