mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 15:38:51 +09:00
105 lines
2.4 KiB
C
105 lines
2.4 KiB
C
/*
|
|
* (C) Copyright 2000-2003
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
|
|
* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/immap.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int checkboard(void)
|
|
{
|
|
puts("Board: ");
|
|
puts("Freescale M52277 EVB\n");
|
|
return 0;
|
|
};
|
|
|
|
phys_size_t initdram(int board_type)
|
|
{
|
|
u32 dramsize;
|
|
|
|
#ifdef CONFIG_CF_SBF
|
|
/*
|
|
* Serial Boot: The dram is already initialized in start.S
|
|
* only require to return DRAM size
|
|
*/
|
|
dramsize = CONFIG_SYS_SDRAM_SIZE * 0x100000;
|
|
#else
|
|
volatile sdramc_t *sdram = (volatile sdramc_t *)(MMAP_SDRAM);
|
|
volatile gpio_t *gpio = (volatile gpio_t *)(MMAP_GPIO);
|
|
u32 i;
|
|
|
|
dramsize = CONFIG_SYS_SDRAM_SIZE * 0x100000;
|
|
|
|
for (i = 0x13; i < 0x20; i++) {
|
|
if (dramsize == (1 << i))
|
|
break;
|
|
}
|
|
i--;
|
|
|
|
gpio->mscr_sdram = CONFIG_SYS_SDRAM_DRV_STRENGTH;
|
|
|
|
sdram->sdcs0 = (CONFIG_SYS_SDRAM_BASE | i);
|
|
|
|
sdram->sdcfg1 = CONFIG_SYS_SDRAM_CFG1;
|
|
sdram->sdcfg2 = CONFIG_SYS_SDRAM_CFG2;
|
|
|
|
/* Issue PALL */
|
|
sdram->sdcr = CONFIG_SYS_SDRAM_CTRL | 2;
|
|
__asm__("nop");
|
|
|
|
/* Issue LEMR */
|
|
sdram->sdmr = CONFIG_SYS_SDRAM_MODE;
|
|
__asm__("nop");
|
|
sdram->sdmr = CONFIG_SYS_SDRAM_EMOD;
|
|
__asm__("nop");
|
|
|
|
udelay(1000);
|
|
|
|
/* Issue PALL */
|
|
sdram->sdcr = CONFIG_SYS_SDRAM_CTRL | 2;
|
|
__asm__("nop");
|
|
|
|
/* Perform two refresh cycles */
|
|
sdram->sdcr = CONFIG_SYS_SDRAM_CTRL | 4;
|
|
__asm__("nop");
|
|
sdram->sdcr = CONFIG_SYS_SDRAM_CTRL | 4;
|
|
__asm__("nop");
|
|
|
|
sdram->sdcr = (CONFIG_SYS_SDRAM_CTRL & ~0x80000000) | 0x10000C00;
|
|
|
|
udelay(100);
|
|
#endif
|
|
return (dramsize);
|
|
};
|
|
|
|
int testdram(void)
|
|
{
|
|
/* TODO: XXX XXX XXX */
|
|
printf("DRAM test not implemented!\n");
|
|
|
|
return (0);
|
|
}
|