mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-22 19:09:43 +09:00
6ca88b0958
Before main memory (DDR) is initialized, the on-chip L1 cache is used as a memory area for the stack and the global data (gd_t) structure. This is called the initial RAM area, or initram. The L1 cache is locked and the TLBs point to a non-existent address (so that there's no chance it will overlap main memory or any device). The L1 cache is also configured not to write out to memory or the L2 cache, so everything stays in the L1 cache. One of the things we might do while running out of initram is relocate CCSR. On reset, CCSR is typically located at some high 32-bit address, like 0xfe000000, and this may not be the best place for CCSR. For example, on 36-bit systems, CCSR is relocated to 0xffe000000, near the top of 36-bit memory space. On some future Freescale SOCs, the L1 cache will be forced to write to the backing store, so we can no longer have the TLBs point to non-existent address. Instead, we will point the TLBs to an unused area in CCSR. In order for this technique to work, CCSR needs to be relocated before the initram memory is enabled. Unlike the original CCSR relocation code in cpu_init_early_f(), the TLBs we create now for relocating CCSR are deleted after the relocation is finished. cpu_init_early_f() will still need to create a TLB for CCSR (at the new location) for normal U-Boot purposes. This is done to keep the impact to existing U-Boot code minimal and to better isolate the CCSR relocation code. Signed-off-by: Timur Tabi <timur@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org> |
||
|---|---|---|
| .. | ||
| cmd_errata.c | ||
| commproc.c | ||
| config.mk | ||
| cpu_init_early.c | ||
| cpu_init_nand.c | ||
| cpu_init.c | ||
| cpu.c | ||
| ddr-gen1.c | ||
| ddr-gen2.c | ||
| ddr-gen3.c | ||
| ether_fcc.c | ||
| fdt.c | ||
| fixed_ivor.S | ||
| fsl_corenet_serdes.c | ||
| fsl_corenet_serdes.h | ||
| interrupts.c | ||
| liodn.c | ||
| Makefile | ||
| mp.c | ||
| mp.h | ||
| mpc8536_serdes.c | ||
| mpc8544_serdes.c | ||
| mpc8548_serdes.c | ||
| mpc8568_serdes.c | ||
| mpc8569_serdes.c | ||
| mpc8572_serdes.c | ||
| p1010_serdes.c | ||
| p1021_serdes.c | ||
| p1022_serdes.c | ||
| p1023_serdes.c | ||
| p2020_serdes.c | ||
| p2041_ids.c | ||
| p2041_serdes.c | ||
| p3041_ids.c | ||
| p3041_serdes.c | ||
| p4080_ids.c | ||
| p4080_serdes.c | ||
| p5020_ids.c | ||
| p5020_serdes.c | ||
| pci.c | ||
| portals.c | ||
| qe_io.c | ||
| release.S | ||
| resetvec.S | ||
| serial_scc.c | ||
| speed.c | ||
| start.S | ||
| tlb.c | ||
| traps.c | ||
| u-boot-nand_spl.lds | ||
| u-boot-nand.lds | ||
| u-boot.lds | ||