u-boot-brain/board/tqc/tqm85xx
Trent Piepho a5d212a263 mpc8xxx: LCRR[CLKDIV] is sometimes five bits
On newer CPUs, 8536, 8572, and 8610, the CLKDIV field of LCRR is five bits
instead of four.

In order to avoid an ifdef, LCRR_CLKDIV is set to 0x1f on all systems.  It
should be safe as the fifth bit was defined as reserved and set to 0.

Code that was using a hard coded 0x0f is changed to use LCRR_CLKDIV.

Signed-off-by: Trent Piepho <tpiepho@freescale.com>
Acked-by: Kumar Gala <galak@kernel.crashing.org>
Acked-by: Jon Loeliger <jdl@freescale.com>
2008-12-19 18:20:25 -06:00
..
config.mk TQM: move TQM boards to board/tqc 2008-06-10 18:22:26 -05:00
law.c rename CFG_ macros to CONFIG_SYS 2008-10-18 21:54:03 +02:00
Makefile Cleanup out-or-tree building for some boards (.depend) 2008-07-02 23:49:18 +02:00
nand.c rename CFG_ macros to CONFIG_SYS 2008-10-18 21:54:03 +02:00
sdram.c rename CFG_ macros to CONFIG_SYS 2008-10-18 21:54:03 +02:00
tlb.c rename CFG_ macros to CONFIG_SYS 2008-10-18 21:54:03 +02:00
tqm85xx.c mpc8xxx: LCRR[CLKDIV] is sometimes five bits 2008-12-19 18:20:25 -06:00
u-boot.lds Align end of bss by 4 bytes 2008-11-18 23:13:16 +01:00