mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-14 16:53:22 +09:00
2b4ffbf6b4
This syncs drivers/ddr/marvell/a38x/ with the mv_ddr-armada-17.10 branch of https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell.git. The upstream code is incorporated omitting the ddr4 and apn806 and folding the nested a38x directory up one level. After that a semi-automated step is used to drop unused features with unifdef find drivers/ddr/marvell/a38x/ -name '*.[ch]' | \ xargs unifdef -m -UMV_DDR -UMV_DDR_ATF -UCONFIG_DDR4 \ -UCONFIG_APN806 -UCONFIG_MC_STATIC \ -UCONFIG_MC_STATIC_PRINT -UCONFIG_PHY_STATIC \ -UCONFIG_64BIT INTER_REGS_BASE is updated to be defined as SOC_REGS_PHY_BASE. Some now empty files are removed and the ternary license is replaced with a SPDX GPL-2.0+ identifier. Signed-off-by: Chris Packham <judge.packham@gmail.com> Signed-off-by: Stefan Roese <sr@denx.de>
21 lines
592 B
C
21 lines
592 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) Marvell International Ltd. and its affiliates
|
|
*/
|
|
|
|
#ifndef _MV_DDR_COMMON_H
|
|
#define _MV_DDR_COMMON_H
|
|
|
|
extern const char mv_ddr_build_message[];
|
|
extern const char mv_ddr_version_string[];
|
|
|
|
#define MV_DDR_NUM_BITS_IN_BYTE 8
|
|
#define MV_DDR_MEGA_BITS (1024 * 1024)
|
|
#define MV_DDR_32_BITS_MASK 0xffffffff
|
|
|
|
unsigned int ceil_div(unsigned int x, unsigned int y);
|
|
unsigned int time_to_nclk(unsigned int t, unsigned int tclk);
|
|
int round_div(unsigned int dividend, unsigned int divisor, unsigned int *quotient);
|
|
|
|
#endif /* _MV_DDR_COMMON_H */
|