mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-21 18:39:43 +09:00
6baa261615
Having CONFIG_SYS_MALLOC_LEN in mx7_common.h is not a good idea, because the malloc() pool size is board dependent. For example: if a certain board has support for splashscreen or DFU, it may be necessary to adjust CONFIG_SYS_MALLOC_LEN to a larger value. So define CONFIG_SYS_MALLOC_LEN in each board config file. Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
98 lines
2.1 KiB
C
98 lines
2.1 KiB
C
/*
|
|
* Copyright (C) 2015 Freescale Semiconductor, Inc.
|
|
*
|
|
* Configuration settings for the Freescale i.MX7.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __MX7_COMMON_H
|
|
#define __MX7_COMMON_H
|
|
|
|
#include <linux/sizes.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/imx-common/gpio.h>
|
|
|
|
#ifndef CONFIG_MX7
|
|
#define CONFIG_MX7
|
|
#endif
|
|
|
|
/* Timer settings */
|
|
#define CONFIG_MXC_GPT_HCLK
|
|
#define CONFIG_SYSCOUNTER_TIMER
|
|
#define CONFIG_SC_TIMER_CLK 8000000 /* 8Mhz */
|
|
#define CONFIG_SYS_FSL_CLK
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN 0x1000000
|
|
|
|
/* Enable iomux-lpsr support */
|
|
#define CONFIG_IOMUX_LPSR
|
|
|
|
#define CONFIG_DISPLAY_CPUINFO
|
|
#define CONFIG_DISPLAY_BOARDINFO
|
|
|
|
#define CONFIG_LOADADDR 0x80800000
|
|
#define CONFIG_SYS_TEXT_BASE 0x87800000
|
|
|
|
#ifndef CONFIG_BOOTDELAY
|
|
#define CONFIG_BOOTDELAY 3
|
|
#endif
|
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
#define CONFIG_CONS_INDEX 1
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
/* Filesystems and image support */
|
|
#define CONFIG_CMD_BOOTZ
|
|
#define CONFIG_DOS_PARTITION
|
|
#define CONFIG_CMD_EXT2
|
|
#define CONFIG_CMD_EXT4
|
|
#define CONFIG_CMD_EXT4_WRITE
|
|
#define CONFIG_CMD_FAT
|
|
|
|
/* Miscellaneous configurable options */
|
|
#undef CONFIG_CMD_IMLS
|
|
#define CONFIG_SYS_LONGHELP
|
|
#define CONFIG_SYS_HUSH_PARSER
|
|
#define CONFIG_CMDLINE_EDITING
|
|
#define CONFIG_AUTO_COMPLETE
|
|
#define CONFIG_SYS_CBSIZE 512
|
|
#define CONFIG_SYS_MAXARGS 32
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
#ifndef CONFIG_SYS_DCACHE_OFF
|
|
#define CONFIG_CMD_CACHE
|
|
#endif
|
|
|
|
/* GPIO */
|
|
#define CONFIG_MXC_GPIO
|
|
|
|
/* UART */
|
|
#define CONFIG_MXC_UART
|
|
|
|
/* MMC */
|
|
#define CONFIG_MMC
|
|
#define CONFIG_CMD_MMC
|
|
#define CONFIG_GENERIC_MMC
|
|
#define CONFIG_BOUNCE_BUFFER
|
|
#define CONFIG_FSL_ESDHC
|
|
#define CONFIG_FSL_USDHC
|
|
|
|
/* Fuses */
|
|
#define CONFIG_CMD_FUSE
|
|
#define CONFIG_MXC_OCOTP
|
|
|
|
/*
|
|
* Default boot linux kernel in no secure mode.
|
|
* If want to boot kernel in secure mode, please define CONFIG_MX7_SEC
|
|
*/
|
|
#ifndef CONFIG_MX7_SEC
|
|
#define CONFIG_ARMV7_NONSEC
|
|
#define CONFIG_ARMV7_PSCI
|
|
#define CONFIG_ARMV7_PSCI_NR_CPUS 2
|
|
#define CONFIG_ARMV7_SECURE_BASE 0x00900000
|
|
#endif
|
|
|
|
#endif
|