mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Masahiro Yamada](/assets/img/avatar_default.png)
The clock enable bits for UMC are more SoC-specific than for the other hardware blocks. Separate the UMC clocks and the other clocks for better code reuse across SoCs. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
31 lines
603 B
C
31 lines
603 B
C
/*
|
|
* Copyright (C) 2011-2014 Panasonic Corporation
|
|
* Copyright (C) 2015-2017 Socionext Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <spl.h>
|
|
#include <linux/io.h>
|
|
|
|
#include "../init.h"
|
|
#include "../sc-regs.h"
|
|
|
|
void uniphier_sld3_dram_clk_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
/* deassert reset */
|
|
tmp = readl(SC_RSTCTRL);
|
|
tmp |= SC_RSTCTRL_NRST_UMC1 | SC_RSTCTRL_NRST_UMC0;
|
|
writel(tmp, SC_RSTCTRL);
|
|
readl(SC_RSTCTRL); /* dummy read */
|
|
|
|
/* provide clocks */
|
|
tmp = readl(SC_CLKCTRL);
|
|
tmp |= SC_CLKCTRL_CEN_UMC;
|
|
writel(tmp, SC_CLKCTRL);
|
|
readl(SC_CLKCTRL); /* dummy read */
|
|
}
|