mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 00:48:52 +09:00
![Dinh Nguyen](/assets/img/avatar_default.png)
Update the L2 AUX CTRL settings for the SoCFPGA. Enabling D and I prefetch bits helps improve SDRAM performance on the platform. Also, we need to enable bit 22 of the L2. By not having bit 22 set in the PL310 Auxiliary Control register (shared attribute override enable) has the side effect of transforming Normal Shared Non-cacheable reads into Cacheable no-allocate reads. Coherent DMA buffers in Linux always have a Cacheable alias via the kernel linear mapping and the processor can speculatively load cache lines into the PL310 controller. With bit 22 cleared, Non-cacheable reads would unexpectedly hit such cache lines leading to buffer corruption. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
83 lines
1.8 KiB
C
83 lines
1.8 KiB
C
/*
|
|
* (C) Copyright 2010
|
|
* Texas Instruments, <www.ti.com>
|
|
* Aneesh V <aneesh@ti.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#ifndef _PL310_H_
|
|
#define _PL310_H_
|
|
|
|
#include <linux/types.h>
|
|
|
|
/* Register bit fields */
|
|
#define PL310_AUX_CTRL_ASSOCIATIVITY_MASK (1 << 16)
|
|
#define L2X0_DYNAMIC_CLK_GATING_EN (1 << 1)
|
|
#define L2X0_STNDBY_MODE_EN (1 << 0)
|
|
#define L2X0_CTRL_EN 1
|
|
|
|
#define L310_SHARED_ATT_OVERRIDE_ENABLE (1 << 22)
|
|
#define L310_AUX_CTRL_DATA_PREFETCH_MASK (1 << 28)
|
|
#define L310_AUX_CTRL_INST_PREFETCH_MASK (1 << 29)
|
|
|
|
struct pl310_regs {
|
|
u32 pl310_cache_id;
|
|
u32 pl310_cache_type;
|
|
u32 pad1[62];
|
|
u32 pl310_ctrl;
|
|
u32 pl310_aux_ctrl;
|
|
u32 pl310_tag_latency_ctrl;
|
|
u32 pl310_data_latency_ctrl;
|
|
u32 pad2[60];
|
|
u32 pl310_event_cnt_ctrl;
|
|
u32 pl310_event_cnt1_cfg;
|
|
u32 pl310_event_cnt0_cfg;
|
|
u32 pl310_event_cnt1_val;
|
|
u32 pl310_event_cnt0_val;
|
|
u32 pl310_intr_mask;
|
|
u32 pl310_masked_intr_stat;
|
|
u32 pl310_raw_intr_stat;
|
|
u32 pl310_intr_clear;
|
|
u32 pad3[323];
|
|
u32 pl310_cache_sync;
|
|
u32 pad4[15];
|
|
u32 pl310_inv_line_pa;
|
|
u32 pad5[2];
|
|
u32 pl310_inv_way;
|
|
u32 pad6[12];
|
|
u32 pl310_clean_line_pa;
|
|
u32 pad7[1];
|
|
u32 pl310_clean_line_idx;
|
|
u32 pl310_clean_way;
|
|
u32 pad8[12];
|
|
u32 pl310_clean_inv_line_pa;
|
|
u32 pad9[1];
|
|
u32 pl310_clean_inv_line_idx;
|
|
u32 pl310_clean_inv_way;
|
|
u32 pad10[64];
|
|
u32 pl310_lockdown_dbase;
|
|
u32 pl310_lockdown_ibase;
|
|
u32 pad11[190];
|
|
u32 pl310_addr_filter_start;
|
|
u32 pl310_addr_filter_end;
|
|
u32 pad12[190];
|
|
u32 pl310_test_operation;
|
|
u32 pad13[3];
|
|
u32 pl310_line_data;
|
|
u32 pad14[7];
|
|
u32 pl310_line_tag;
|
|
u32 pad15[3];
|
|
u32 pl310_debug_ctrl;
|
|
u32 pad16[7];
|
|
u32 pl310_prefetch_ctrl;
|
|
u32 pad17[7];
|
|
u32 pl310_power_ctrl;
|
|
};
|
|
|
|
void pl310_inval_all(void);
|
|
void pl310_clean_inval_all(void);
|
|
void pl310_inval_range(u32 start, u32 end);
|
|
void pl310_clean_inval_range(u32 start, u32 end);
|
|
|
|
#endif
|