mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-13 22:56:17 +09:00
6867e19a43
Move FPGA driver which is Gen5 specific code into Gen5 driver file and keeping common FPGA driver intact. All the changes are still keeping in driver/fpga/ and no functional change. Subsequent patch would move FPGA manager driver from arch/arm into driver/fpga/. Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com> Reviewed-by: Ley Foon Tan <ley.foon.tan@intel.com> Reviewed-by: Dinh Nguyen <dinguyen@kernel.org>
34 lines
745 B
C
34 lines
745 B
C
/*
|
|
* Copyright (C) 2012-2017 Altera Corporation <www.altera.com>
|
|
* All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef _FPGA_MANAGER_H_
|
|
#define _FPGA_MANAGER_H_
|
|
|
|
#include <altera.h>
|
|
|
|
#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
|
|
#include <asm/arch/fpga_manager_gen5.h>
|
|
#endif
|
|
|
|
/* FPGA CD Ratio Value */
|
|
#define CDRATIO_x1 0x0
|
|
#define CDRATIO_x2 0x1
|
|
#define CDRATIO_x4 0x2
|
|
#define CDRATIO_x8 0x3
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/* Common prototypes */
|
|
int fpgamgr_get_mode(void);
|
|
int fpgamgr_poll_fpga_ready(void);
|
|
void fpgamgr_program_write(const void *rbf_data, size_t rbf_size);
|
|
int fpgamgr_test_fpga_ready(void);
|
|
int fpgamgr_dclkcnt_set(unsigned long cnt);
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* _FPGA_MANAGER_H_ */
|