mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
747431b9d5
Add support for standard type SCI (without FIFO) port. Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
7 lines
218 B
Plaintext
7 lines
218 B
Plaintext
* Renesas SCI serial interface
|
|
|
|
Required properties:
|
|
- compatible: must be "renesas,scif", "renesas,scifa" or "renesas,sci"
|
|
- reg: exactly one register range with length
|
|
- clock: input clock frequency for the SCI unit
|