u-boot-brain/arch/arm/mach-zynqmp
Tom Rini cbe607b920 Xilinx changes for v2021.04-rc3
qspi:
 - Support for dual/quad mode
 - Fix speed handling
 
 clk:
 - Add clock enable function for zynq/zynqmp/versal
 
 gem:
 - Enable clock for Versal
 - Fix error path
 - Fix mdio deregistration path
 
 fpga:
 - Fix buffer alignment for ZynqMP
 
 xilinx:
 - Fix reset reason clearing in ZynqMP
 - Show silicon version in SPL for Zynq/ZynqMP
 - Fix DTB selection for ZynqMP
 - Rename zc1275 to zcu1275 to match DT name
 -----BEGIN PGP SIGNATURE-----
 
 iF0EABECAB0WIQQbPNTMvXmYlBPRwx7KSWXLKUoMIQUCYDUezQAKCRDKSWXLKUoM
 IbtgAJ9jZ+BOtwFaHR19TENC2DsHTINnnwCfSDn3fU0OFJRI0HD7pRxXr4xrb3M=
 =Kr8x
 -----END PGP SIGNATURE-----

Merge tag 'xilinx-for-v2021.04-rc3' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze

Xilinx changes for v2021.04-rc3

qspi:
- Support for dual/quad mode
- Fix speed handling

clk:
- Add clock enable function for zynq/zynqmp/versal

gem:
- Enable clock for Versal
- Fix error path
- Fix mdio deregistration path

fpga:
- Fix buffer alignment for ZynqMP

xilinx:
- Fix reset reason clearing in ZynqMP
- Show silicon version in SPL for Zynq/ZynqMP
- Fix DTB selection for ZynqMP
- Rename zc1275 to zcu1275 to match DT name
2021-02-23 10:45:55 -05:00
..
include/mach xilinx: Show silicon version in SPL 2021-02-10 13:21:12 +01:00
clk.c common: Drop asm/global_data.h from common header 2021-02-02 15:33:42 -05:00
cpu.c common: Drop asm/global_data.h from common header 2021-02-02 15:33:42 -05:00
handoff.c arm64: zynqmp: Change bl2_plat_get_bl31_params() guarding 2020-09-23 10:31:40 +02:00
Kconfig xilinx: kconfig: Move sourcing of board Kconfig to mach folders 2020-09-23 10:31:40 +02:00
Makefile arm64: zynqmp: Use mailbox driver for PMUFW config loading 2019-10-08 09:55:11 +02:00
mkimage_fit_atf.sh arm64: zynqmp: Add support for u-boot.itb generation without ATF 2020-04-06 12:52:45 +02:00
mp.c common: Drop linux/delay.h from common header 2020-05-18 21:19:23 -04:00
psu_spl_init.c common: Drop linux/delay.h from common header 2020-05-18 21:19:23 -04:00
spl.c xilinx: Consolidate board_fit_config_name_match() for Xilinx platforms 2020-10-29 08:55:43 +01:00