mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-31 22:39:08 +09:00
8e1601d994
Enabling a PLL while IDDQ is high. The Linux kernel checks for this
condition and warns about it verbosely, so while this seems to work
fine, fix it up according to the programming guidelines provided in
the Tegra K1 TRM (v02p), Section 5.3.8.1 ("PLLC and PLLC4 Startup
Sequence"). The Tegra114 TRM doesn't contain this information, but
the programming of PLLC is the same on Tegra114 and Tegra124.
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
32 lines
1.0 KiB
C
32 lines
1.0 KiB
C
/*
|
|
* Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/* Tegra114 clock control functions */
|
|
|
|
#ifndef _TEGRA114_CLOCK_H_
|
|
#define _TEGRA114_CLOCK_H_
|
|
|
|
#include <asm/arch-tegra/clock.h>
|
|
|
|
/* CLK_RST_CONTROLLER_OSC_CTRL_0 */
|
|
#define OSC_FREQ_SHIFT 28
|
|
#define OSC_FREQ_MASK (0xF << OSC_FREQ_SHIFT)
|
|
|
|
/* CLK_RST_CONTROLLER_PLLC_MISC_0 */
|
|
#define PLLC_IDDQ (1 << 26)
|
|
|
|
#endif /* _TEGRA114_CLOCK_H_ */
|