mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-03 11:23:22 +09:00
![Stefan Roese](/assets/img/avatar_default.png)
This patch adds SPL support for SPEAr600. Currently only SNOR (Serial NOR) flash support is included. Other boot devices (NAND, MMC, USB ...) may be added with later patches. Tested on the STM SPEAr600 evaluation and x600 SPEAr600 boards. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Amit Virdi <amit.virdi@st.com> Cc: Vipin Kumar <vipin.kumar@st.com>
283 lines
6.9 KiB
C
283 lines
6.9 KiB
C
/*
|
|
* Copyright (C) 2011
|
|
* Heiko Schocher, DENX Software Engineering, hs@denx.de.
|
|
*
|
|
* Copyright (C) 2012 Stefan Roese <sr@denx.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <version.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/arch/spr_defs.h>
|
|
#include <asm/arch/spr_misc.h>
|
|
#include <asm/arch/spr_syscntl.h>
|
|
|
|
inline void hang(void)
|
|
{
|
|
serial_puts("### ERROR ### Please RESET the board ###\n");
|
|
for (;;)
|
|
;
|
|
}
|
|
|
|
static void ddr_clock_init(void)
|
|
{
|
|
struct misc_regs *misc_p = (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
|
u32 clkenb, ddrpll;
|
|
|
|
clkenb = readl(&misc_p->periph1_clken);
|
|
clkenb &= ~PERIPH_MPMCMSK;
|
|
clkenb |= PERIPH_MPMC_WE;
|
|
|
|
/* Intentionally done twice */
|
|
writel(clkenb, &misc_p->periph1_clken);
|
|
writel(clkenb, &misc_p->periph1_clken);
|
|
|
|
ddrpll = readl(&misc_p->pll_ctr_reg);
|
|
ddrpll &= ~MEM_CLK_SEL_MSK;
|
|
#if (CONFIG_DDR_HCLK)
|
|
ddrpll |= MEM_CLK_HCLK;
|
|
#elif (CONFIG_DDR_2HCLK)
|
|
ddrpll |= MEM_CLK_2HCLK;
|
|
#elif (CONFIG_DDR_PLL2)
|
|
ddrpll |= MEM_CLK_PLL2;
|
|
#else
|
|
#error "please define one of CONFIG_DDR_(HCLK|2HCLK|PLL2)"
|
|
#endif
|
|
writel(ddrpll, &misc_p->pll_ctr_reg);
|
|
|
|
writel(readl(&misc_p->periph1_clken) | PERIPH_MPMC_EN,
|
|
&misc_p->periph1_clken);
|
|
}
|
|
|
|
static void mpmc_init_values(void)
|
|
{
|
|
u32 i;
|
|
u32 *mpmc_reg_p = (u32 *)CONFIG_SPEAR_MPMCBASE;
|
|
u32 *mpmc_val_p = &mpmc_conf_vals[0];
|
|
|
|
for (i = 0; i < CONFIG_SPEAR_MPMCREGS; i++, mpmc_reg_p++, mpmc_val_p++)
|
|
writel(*mpmc_val_p, mpmc_reg_p);
|
|
|
|
mpmc_reg_p = (u32 *)CONFIG_SPEAR_MPMCBASE;
|
|
|
|
/*
|
|
* MPMC controller start
|
|
* MPMC waiting for DLLLOCKREG high
|
|
*/
|
|
writel(0x01000100, &mpmc_reg_p[7]);
|
|
|
|
while (!(readl(&mpmc_reg_p[3]) & 0x10000))
|
|
;
|
|
}
|
|
|
|
static void mpmc_init(void)
|
|
{
|
|
/* Clock related settings for DDR */
|
|
ddr_clock_init();
|
|
|
|
/*
|
|
* DDR pad register bits are different for different SoCs
|
|
* Compensation values are also handled separately
|
|
*/
|
|
plat_ddr_init();
|
|
|
|
/* Initialize mpmc register values */
|
|
mpmc_init_values();
|
|
}
|
|
|
|
static void pll_init(void)
|
|
{
|
|
struct misc_regs *misc_p = (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
|
|
|
/* Initialize PLLs */
|
|
writel(FREQ_332, &misc_p->pll1_frq);
|
|
writel(0x1C0A, &misc_p->pll1_cntl);
|
|
writel(0x1C0E, &misc_p->pll1_cntl);
|
|
writel(0x1C06, &misc_p->pll1_cntl);
|
|
writel(0x1C0E, &misc_p->pll1_cntl);
|
|
|
|
writel(FREQ_332, &misc_p->pll2_frq);
|
|
writel(0x1C0A, &misc_p->pll2_cntl);
|
|
writel(0x1C0E, &misc_p->pll2_cntl);
|
|
writel(0x1C06, &misc_p->pll2_cntl);
|
|
writel(0x1C0E, &misc_p->pll2_cntl);
|
|
|
|
/* wait for pll locks */
|
|
while (!(readl(&misc_p->pll1_cntl) & 0x1))
|
|
;
|
|
while (!(readl(&misc_p->pll2_cntl) & 0x1))
|
|
;
|
|
}
|
|
|
|
static void mac_init(void)
|
|
{
|
|
struct misc_regs *misc_p = (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
|
|
|
writel(readl(&misc_p->periph1_clken) & (~PERIPH_GMAC),
|
|
&misc_p->periph1_clken);
|
|
|
|
writel(SYNTH23, &misc_p->gmac_synth_clk);
|
|
|
|
switch (get_socrev()) {
|
|
case SOC_SPEAR600_AA:
|
|
case SOC_SPEAR600_AB:
|
|
case SOC_SPEAR600_BA:
|
|
case SOC_SPEAR600_BB:
|
|
case SOC_SPEAR600_BC:
|
|
case SOC_SPEAR600_BD:
|
|
writel(0x0, &misc_p->gmac_ctr_reg);
|
|
break;
|
|
|
|
case SOC_SPEAR300:
|
|
case SOC_SPEAR310:
|
|
case SOC_SPEAR320:
|
|
writel(0x4, &misc_p->gmac_ctr_reg);
|
|
break;
|
|
}
|
|
|
|
writel(readl(&misc_p->periph1_clken) | PERIPH_GMAC,
|
|
&misc_p->periph1_clken);
|
|
|
|
writel(readl(&misc_p->periph1_rst) | PERIPH_GMAC,
|
|
&misc_p->periph1_rst);
|
|
writel(readl(&misc_p->periph1_rst) & (~PERIPH_GMAC),
|
|
&misc_p->periph1_rst);
|
|
}
|
|
|
|
static void sys_init(void)
|
|
{
|
|
struct misc_regs *misc_p = (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
|
struct syscntl_regs *syscntl_p =
|
|
(struct syscntl_regs *)CONFIG_SPEAR_SYSCNTLBASE;
|
|
|
|
/* Set system state to SLOW */
|
|
writel(SLOW, &syscntl_p->scctrl);
|
|
writel(PLL_TIM << 3, &syscntl_p->scpllctrl);
|
|
|
|
/* Initialize PLLs */
|
|
pll_init();
|
|
|
|
/*
|
|
* Ethernet configuration
|
|
* To be done only if the tftp boot is not selected already
|
|
* Boot code ensures the correct configuration in tftp booting
|
|
*/
|
|
if (!tftp_boot_selected())
|
|
mac_init();
|
|
|
|
writel(RTC_DISABLE | PLLTIMEEN, &misc_p->periph_clk_cfg);
|
|
writel(0x555, &misc_p->amba_clk_cfg);
|
|
|
|
writel(NORMAL, &syscntl_p->scctrl);
|
|
|
|
/* Wait for system to switch to normal mode */
|
|
while (((readl(&syscntl_p->scctrl) >> MODE_SHIFT) & MODE_MASK)
|
|
!= NORMAL)
|
|
;
|
|
}
|
|
|
|
/*
|
|
* get_socrev
|
|
*
|
|
* Get SoC Revision.
|
|
* @return SOC_SPEARXXX
|
|
*/
|
|
int get_socrev(void)
|
|
{
|
|
#if defined(CONFIG_SPEAR600)
|
|
struct misc_regs *misc_p = (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
|
u32 soc_id = readl(&misc_p->soc_core_id);
|
|
u32 pri_socid = (soc_id >> SOC_PRI_SHFT) & 0xFF;
|
|
u32 sec_socid = (soc_id >> SOC_SEC_SHFT) & 0xFF;
|
|
|
|
if ((pri_socid == 'B') && (sec_socid == 'B'))
|
|
return SOC_SPEAR600_BB;
|
|
else if ((pri_socid == 'B') && (sec_socid == 'C'))
|
|
return SOC_SPEAR600_BC;
|
|
else if ((pri_socid == 'B') && (sec_socid == 'D'))
|
|
return SOC_SPEAR600_BD;
|
|
else if (soc_id == 0)
|
|
return SOC_SPEAR600_BA;
|
|
else
|
|
return SOC_SPEAR_NA;
|
|
#elif defined(CONFIG_SPEAR300)
|
|
return SOC_SPEAR300;
|
|
#elif defined(CONFIG_SPEAR310)
|
|
return SOC_SPEAR310;
|
|
#elif defined(CONFIG_SPEAR320)
|
|
return SOC_SPEAR320;
|
|
#endif
|
|
}
|
|
|
|
void lowlevel_init(void)
|
|
{
|
|
struct misc_regs *misc_p = (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
|
const char *u_boot_rev = U_BOOT_VERSION;
|
|
|
|
/* Initialize PLLs */
|
|
sys_init();
|
|
|
|
/* Initialize UART */
|
|
serial_init();
|
|
|
|
/* Print U-Boot SPL version string */
|
|
serial_puts("\nU-Boot SPL ");
|
|
/* Avoid a second "U-Boot" coming from this string */
|
|
u_boot_rev = &u_boot_rev[7];
|
|
serial_puts(u_boot_rev);
|
|
serial_puts(" (");
|
|
serial_puts(U_BOOT_DATE);
|
|
serial_puts(" - ");
|
|
serial_puts(U_BOOT_TIME);
|
|
serial_puts(")\n");
|
|
|
|
#if defined(CONFIG_OS_BOOT)
|
|
writel(readl(&misc_p->periph1_clken) | PERIPH_UART1,
|
|
&misc_p->periph1_clken);
|
|
#endif
|
|
|
|
/* Enable IPs (release reset) */
|
|
writel(PERIPH_RST_ALL, &misc_p->periph1_rst);
|
|
|
|
/* Initialize MPMC */
|
|
serial_puts("Configure DDR\n");
|
|
mpmc_init();
|
|
|
|
/* SoC specific initialization */
|
|
soc_init();
|
|
}
|
|
|
|
void spear_late_init(void)
|
|
{
|
|
struct misc_regs *misc_p = (struct misc_regs *)CONFIG_SPEAR_MISCBASE;
|
|
|
|
writel(0x80000007, &misc_p->arb_icm_ml1);
|
|
writel(0x80000007, &misc_p->arb_icm_ml2);
|
|
writel(0x80000007, &misc_p->arb_icm_ml3);
|
|
writel(0x80000007, &misc_p->arb_icm_ml4);
|
|
writel(0x80000007, &misc_p->arb_icm_ml5);
|
|
writel(0x80000007, &misc_p->arb_icm_ml6);
|
|
writel(0x80000007, &misc_p->arb_icm_ml7);
|
|
writel(0x80000007, &misc_p->arb_icm_ml8);
|
|
writel(0x80000007, &misc_p->arb_icm_ml9);
|
|
}
|