mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-13 22:56:17 +09:00
f38f5f4bcf
This patch adds board support for the Toradex Apalis TK1 a computer on module which can be used on different carrier boards. The module consists of a Tegra TK1 SoC, a PMIC solution, 2 GB of DDR3L RAM, a bunch of level shifters, an eMMC, a TMP451 temperature sensor chip, an I210 gigabit Ethernet controller and a SGTL5000 audio codec. Furthermore, there is a Kinetis MK20DN512 companion micro controller for analogue, CAN and resistive touch functionality. For the sake of ease of use we do not distinguish between different carrier boards for now as the base module features are deemed sufficient enough for regular booting. The following functionality is working so far: - eMMC boot, environment storage and Toradex factory config block - Gigabit Ethernet - MMC/SD cards (both MMC1 as well as SD1 slot) - USB client/host (dual role OTG port as client e.g. for DFU/UMS or host, other two ports as host) Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Marcel Ziswiler <marcel@ziswiler.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
58 lines
1.5 KiB
Plaintext
58 lines
1.5 KiB
Plaintext
if TEGRA124
|
|
|
|
choice
|
|
prompt "Tegra124 board select"
|
|
optional
|
|
|
|
config TARGET_APALIS_TK1
|
|
bool "Toradex Apalis TK1 module"
|
|
select CPU_V7_HAS_NONSEC
|
|
select CPU_V7_HAS_VIRT
|
|
select ARCH_SUPPORT_PSCI
|
|
|
|
config TARGET_JETSON_TK1
|
|
bool "NVIDIA Tegra124 Jetson TK1 board"
|
|
select BOARD_LATE_INIT
|
|
select CPU_V7_HAS_NONSEC
|
|
select CPU_V7_HAS_VIRT
|
|
select ARCH_SUPPORT_PSCI
|
|
|
|
config TARGET_CEI_TK1_SOM
|
|
bool "Colorado Engineering Inc Tegra124 TK1-som board"
|
|
select BOARD_LATE_INIT
|
|
select CPU_V7_HAS_NONSEC if !SPL_BUILD
|
|
select CPU_V7_HAS_VIRT if !SPL_BUILD
|
|
help
|
|
The Colorado Engineering Tegra TK1-SOM is a very compact
|
|
(51mmx58mm) board that is functionally almost the same as
|
|
the Jetson TK1. The main differences are in which balls on
|
|
the SoC are assigned to which functions, and the PCIEe
|
|
configuration.
|
|
|
|
config TARGET_NYAN_BIG
|
|
bool "Google/NVIDIA Nyan-big Chromebook"
|
|
select BOARD_LATE_INIT
|
|
help
|
|
Nyan Big is a Tegra124 clamshell board that is very similar
|
|
to venice2, but it has a different panel, the sdcard CD and WP
|
|
sense are flipped, and it has a different revision of the AS3722
|
|
PMIC. The retail name is the Acer Chromebook 13 CB5-311-T7NN
|
|
(13.3-inch HD, NVIDIA Tegra K1, 2GB).
|
|
|
|
config TARGET_VENICE2
|
|
bool "NVIDIA Tegra124 Venice2"
|
|
select BOARD_LATE_INIT
|
|
|
|
endchoice
|
|
|
|
config SYS_SOC
|
|
default "tegra124"
|
|
|
|
source "board/cei/cei-tk1-som/Kconfig"
|
|
source "board/nvidia/jetson-tk1/Kconfig"
|
|
source "board/nvidia/nyan-big/Kconfig"
|
|
source "board/nvidia/venice2/Kconfig"
|
|
source "board/toradex/apalis-tk1/Kconfig"
|
|
|
|
endif
|