mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-24 19:08:50 +09:00
![Simon Glass](/assets/img/avatar_default.png)
This adds basic support for chromebook_samus. This is the 2015 Pixel and is based on an Intel broadwell platform. Supported so far are: - Serial - SPI flash - SDRAM init (with MRC cache) - SATA - Video (on the internal LCD panel) - Keyboard Various less-visible drivers are provided to make the above work (e.g. PCH, power control and LPC). The platform requires various binary blobs which are documented in the README. The major missing feature is USB3 since the existing U-Boot support does not work correctly with Intel XHCI controllers. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
61 lines
1.6 KiB
C
61 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2015 Google, Inc
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _X86_CHROMEBOOK_H
|
|
#define _X86_CHROMEBOOK_H
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN (1 << 20)
|
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
#define CONFIG_MISC_INIT_R
|
|
|
|
#define CONFIG_X86_MRC_ADDR 0xfffa0000
|
|
#define CONFIG_X86_REFCODE_ADDR 0xffea0000
|
|
#define CONFIG_X86_REFCODE_RUN_ADDR 0
|
|
|
|
#define CONFIG_SCSI_DEV_LIST \
|
|
{PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_NM10_AHCI}, \
|
|
{PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_MOBILE}, \
|
|
{PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_SERIES6}, \
|
|
{PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PANTHERPOINT_AHCI_MOBILE}, \
|
|
{PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_LYNXPOINT_AHCI}, \
|
|
{PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_WILDCATPOINT_AHCI}
|
|
|
|
#define CONFIG_PCI_MEM_BUS 0xe0000000
|
|
#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
|
|
#define CONFIG_PCI_MEM_SIZE 0x10000000
|
|
|
|
#define CONFIG_PCI_PREF_BUS 0xd0000000
|
|
#define CONFIG_PCI_PREF_PHYS CONFIG_PCI_PREF_BUS
|
|
#define CONFIG_PCI_PREF_SIZE 0x10000000
|
|
|
|
#define CONFIG_PCI_IO_BUS 0x1000
|
|
#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
|
|
#define CONFIG_PCI_IO_SIZE 0xefff
|
|
|
|
#define CONFIG_PCI_PNP
|
|
|
|
#define CONFIG_BIOSEMU
|
|
#define VIDEO_IO_OFFSET 0
|
|
#define CONFIG_X86EMU_RAW_IO
|
|
|
|
#define CONFIG_ARCH_EARLY_INIT_R
|
|
|
|
#undef CONFIG_ENV_IS_NOWHERE
|
|
#undef CONFIG_ENV_SIZE
|
|
#define CONFIG_ENV_SIZE 0x1000
|
|
#define CONFIG_ENV_SECT_SIZE 0x1000
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
|
#define CONFIG_ENV_OFFSET 0x003f8000
|
|
|
|
#define CONFIG_SYS_WHITE_ON_BLACK
|
|
|
|
#define CONFIG_STD_DEVICES_SETTINGS "stdin=usbkbd,i8042-kbd,serial\0" \
|
|
"stdout=vga,serial\0" \
|
|
"stderr=vga,serial\0"
|
|
|
|
#endif
|