mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-07 18:53:45 +09:00
6515032e3b
While running some tests with an Olinuxino-A13-Micro + a 7" Olimex LCD module I noticed that the screen flickered. This is caused by the lcd display clk phase reg value being set to 0, where it should be 1 in this setup. This commit adds a Kconfig option for the lcd display clk phase, so that we can set it per board. This defaults to 1, because looking at all the fex files in sunxi-boards, that is by far the most used value. This commit updated the Ippo and MSI Primo73 tablet defconfigs to override the default of 1 with 0, as that is the correct value for those tablets, this keeps the register settings the same as before this commit. The Olinuxino-A13 defconfigs are not updated, changing the register setting for these boards from 0 to 1, this is intentional. Signed-off-by: Hans de Goede <hdegoede@redhat.com> Acked-by: Ian Campbell <ijc@hellion.org.uk>
21 lines
638 B
Plaintext
21 lines
638 B
Plaintext
CONFIG_SPL=y
|
|
CONFIG_SYS_EXTRA_OPTIONS="CONS_INDEX=5"
|
|
CONFIG_FDTFILE="sun8i-a23-ippo-q8h-v5.dtb"
|
|
CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:18,pclk_khz:33000,le:87,ri:168,up:31,lo:13,hs:1,vs:1,sync:3,vmode:0"
|
|
CONFIG_VIDEO_LCD_DCLK_PHASE=0
|
|
CONFIG_VIDEO_LCD_POWER="PH7"
|
|
CONFIG_VIDEO_LCD_BL_EN="PH6"
|
|
CONFIG_VIDEO_LCD_BL_PWM="PH0"
|
|
CONFIG_USB_KEYBOARD=n
|
|
+S:CONFIG_ARM=y
|
|
+S:CONFIG_ARCH_SUNXI=y
|
|
+S:CONFIG_MACH_SUN8I=y
|
|
+S:CONFIG_TARGET_IPPO_Q8H_V5=y
|
|
+S:CONFIG_DRAM_CLK=480
|
|
# zq = 0xf777
|
|
+S:CONFIG_DRAM_ZQ=63351
|
|
# Wifi power
|
|
+S:CONFIG_AXP221_DLDO1_VOLT=3300
|
|
# aldo1 is connected to VCC-IO, VCC-PD, VCC-USB and VCC-HP
|
|
+S:CONFIG_AXP221_ALDO1_VOLT=3000
|