mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-11 13:46:17 +09:00
0dd38a35f4
Some DDR related structures present in fsl_ddr_dimm_params.h, fsl_ddr_sdram.h, ddr_spd.h has various parameters with embedded acronyms capitalized that trigger the CamelCase warning in checkpatch.pl Convert those variable names to smallcase naming convention and modify all files which are using these structures with modified structures. Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
35 lines
973 B
C
35 lines
973 B
C
/*
|
|
* Copyright 2009-2010 eXMeritus, A Boeing Company
|
|
* Copyright 2008-2009 Freescale Semiconductor, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* Version 2 as published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
#include <asm/fsl_ddr_sdram.h>
|
|
#include <asm/fsl_ddr_dimm_params.h>
|
|
|
|
void fsl_ddr_board_options(memctl_options_t *popts,
|
|
dimm_params_t *pdimm,
|
|
unsigned int ctrl_num)
|
|
{
|
|
/*
|
|
* We only support one DIMM, so according to the P2020 docs we should
|
|
* set the options as follows:
|
|
*/
|
|
popts->cs_local_opts[0].odt_rd_cfg = 0;
|
|
popts->cs_local_opts[0].odt_wr_cfg = 4;
|
|
popts->cs_local_opts[1].odt_rd_cfg = 0;
|
|
popts->cs_local_opts[1].odt_wr_cfg = 0;
|
|
popts->half_strength_driver_enable = 0;
|
|
|
|
/* Manually configured for our static clock rate */
|
|
popts->clk_adjust = 4;
|
|
popts->cpo_override = 4;
|
|
popts->write_data_delay = 2;
|
|
popts->twot_en = 0;
|
|
}
|