mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
05b60ac549
We want to be able to include some other system headers in phy.h but that requires us to have included common.h in the top-level first. Also, common.h includes config.h as the first thing it does, so don't include it directly. Series-to: u-boot Series-cc: Grygorii Strashko <grygorii.strashko@ti.com> Seried-cc: ti Series-process-log: sort, uniq Cover-letter: Prepare for net: phy: prevent uclass_eth device "node" field overwriting Prepare for [1] so that it doesn't break the build for a bunch of boards. There are a number of reasons this series broke the build but none of them depend on changes in the series, so fix up those situations ahead of applying that series. [1] https://patchwork.ozlabs.org/cover/940104/ END Signed-off-by: Joe Hershberger <joe.hershberger@ni.com>
167 lines
3.3 KiB
C
167 lines
3.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* National Semiconductor PHY drivers
|
|
*
|
|
* Copyright 2010-2011 Freescale Semiconductor, Inc.
|
|
* author Andy Fleming
|
|
*/
|
|
#include <common.h>
|
|
#include <phy.h>
|
|
|
|
/* NatSemi DP83630 */
|
|
|
|
#define DP83630_PHY_PAGESEL_REG 0x13
|
|
#define DP83630_PHY_PTP_COC_REG 0x14
|
|
#define DP83630_PHY_PTP_CLKOUT_EN (1<<15)
|
|
#define DP83630_PHY_RBR_REG 0x17
|
|
|
|
static int dp83630_config(struct phy_device *phydev)
|
|
{
|
|
int ptp_coc_reg;
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, DP83630_PHY_PAGESEL_REG, 0x6);
|
|
ptp_coc_reg = phy_read(phydev, MDIO_DEVAD_NONE,
|
|
DP83630_PHY_PTP_COC_REG);
|
|
ptp_coc_reg &= ~DP83630_PHY_PTP_CLKOUT_EN;
|
|
phy_write(phydev, MDIO_DEVAD_NONE, DP83630_PHY_PTP_COC_REG,
|
|
ptp_coc_reg);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, DP83630_PHY_PAGESEL_REG, 0);
|
|
|
|
genphy_config_aneg(phydev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct phy_driver DP83630_driver = {
|
|
.name = "NatSemi DP83630",
|
|
.uid = 0x20005ce1,
|
|
.mask = 0xfffffff0,
|
|
.features = PHY_BASIC_FEATURES,
|
|
.config = &dp83630_config,
|
|
.startup = &genphy_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
};
|
|
|
|
|
|
/* DP83865 Link and Auto-Neg Status Register */
|
|
#define MIIM_DP83865_LANR 0x11
|
|
#define MIIM_DP83865_SPD_MASK 0x0018
|
|
#define MIIM_DP83865_SPD_1000 0x0010
|
|
#define MIIM_DP83865_SPD_100 0x0008
|
|
#define MIIM_DP83865_DPX_FULL 0x0002
|
|
|
|
|
|
/* NatSemi DP83865 */
|
|
static int dp838xx_config(struct phy_device *phydev)
|
|
{
|
|
phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET);
|
|
genphy_config_aneg(phydev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int dp83865_parse_status(struct phy_device *phydev)
|
|
{
|
|
int mii_reg;
|
|
|
|
mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MIIM_DP83865_LANR);
|
|
|
|
switch (mii_reg & MIIM_DP83865_SPD_MASK) {
|
|
|
|
case MIIM_DP83865_SPD_1000:
|
|
phydev->speed = SPEED_1000;
|
|
break;
|
|
|
|
case MIIM_DP83865_SPD_100:
|
|
phydev->speed = SPEED_100;
|
|
break;
|
|
|
|
default:
|
|
phydev->speed = SPEED_10;
|
|
break;
|
|
|
|
}
|
|
|
|
if (mii_reg & MIIM_DP83865_DPX_FULL)
|
|
phydev->duplex = DUPLEX_FULL;
|
|
else
|
|
phydev->duplex = DUPLEX_HALF;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int dp83865_startup(struct phy_device *phydev)
|
|
{
|
|
int ret;
|
|
|
|
ret = genphy_update_link(phydev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return dp83865_parse_status(phydev);
|
|
}
|
|
|
|
|
|
static struct phy_driver DP83865_driver = {
|
|
.name = "NatSemi DP83865",
|
|
.uid = 0x20005c70,
|
|
.mask = 0xfffffff0,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = &dp838xx_config,
|
|
.startup = &dp83865_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
};
|
|
|
|
/* NatSemi DP83848 */
|
|
static int dp83848_parse_status(struct phy_device *phydev)
|
|
{
|
|
int mii_reg;
|
|
|
|
mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR);
|
|
|
|
if(mii_reg & (BMSR_100FULL | BMSR_100HALF)) {
|
|
phydev->speed = SPEED_100;
|
|
} else {
|
|
phydev->speed = SPEED_10;
|
|
}
|
|
|
|
if (mii_reg & (BMSR_10FULL | BMSR_100FULL)) {
|
|
phydev->duplex = DUPLEX_FULL;
|
|
} else {
|
|
phydev->duplex = DUPLEX_HALF;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int dp83848_startup(struct phy_device *phydev)
|
|
{
|
|
int ret;
|
|
|
|
ret = genphy_update_link(phydev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return dp83848_parse_status(phydev);
|
|
}
|
|
|
|
static struct phy_driver DP83848_driver = {
|
|
.name = "NatSemi DP83848",
|
|
.uid = 0x20005c90,
|
|
.mask = 0x2000ff90,
|
|
.features = PHY_BASIC_FEATURES,
|
|
.config = &dp838xx_config,
|
|
.startup = &dp83848_startup,
|
|
.shutdown = &genphy_shutdown,
|
|
};
|
|
|
|
int phy_natsemi_init(void)
|
|
{
|
|
phy_register(&DP83630_driver);
|
|
phy_register(&DP83865_driver);
|
|
phy_register(&DP83848_driver);
|
|
|
|
return 0;
|
|
}
|