mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
5fef24c912
This patch adds very basic minimal support for the Marvell Octeon 3 CN73xx based EBB7304 EVK. Please note that the basic Octeon port does not support DDR3/4 initialization yet. To still use U-Boot on with this port, the L2 cache (4MiB) is used as RAM. This way, U-Boot can boot to the prompt on this board. Supported devices: - UART - reset - CFI parallel NOR flash Signed-off-by: Stefan Roese <sr@denx.de>
20 lines
517 B
C
20 lines
517 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2019-2020
|
|
* Marvell <www.marvell.com>
|
|
*/
|
|
|
|
#ifndef __OCTEON_COMMON_H__
|
|
#define __OCTEON_COMMON_H__
|
|
|
|
/* No DDR init yet -> run in L2 cache with limited resources */
|
|
#define CONFIG_SYS_MALLOC_LEN (256 << 10)
|
|
#define CONFIG_SYS_SDRAM_BASE 0xffffffff80000000
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + (1 << 20))
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET 0x180000
|
|
|
|
#endif /* __OCTEON_COMMON_H__ */
|