mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-24 02:48:51 +09:00
![]() Using seperate function calls for each bit-bang of slave serial load can be painfully slow. This patch adds the possibility to supply a block write function that loads the complete block of data in one call (like it can already be done with Altera FPGAs). On an MCF5373L (240 MHz) loading an XC3S4000 this reduces the load time from around 15 seconds to around 3 seconds Signed-off-by: Wolfgang Wegner <w.wegner at astro-kom.de> |
||
---|---|---|
.. | ||
ACEX1K.c | ||
altera.c | ||
cyclon2.c | ||
fpga.c | ||
Makefile | ||
spartan2.c | ||
spartan3.c | ||
stratixII.c | ||
virtex2.c | ||
xilinx.c |