mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-15 06:33:45 +09:00
![Andreas Bießmann](/assets/img/avatar_default.png)
Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
74 lines
1.8 KiB
C
74 lines
1.8 KiB
C
/*
|
|
* Copyright (C) 2005-2006 Atmel Corporation
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#include <common.h>
|
|
#include <command.h>
|
|
|
|
#include <asm/io.h>
|
|
#include <asm/sections.h>
|
|
#include <asm/sysreg.h>
|
|
|
|
#include <asm/arch/clk.h>
|
|
#include <asm/arch/hardware.h>
|
|
|
|
#include "hsmc3.h"
|
|
|
|
/* Sanity checks */
|
|
#if (CONFIG_SYS_CLKDIV_CPU > CONFIG_SYS_CLKDIV_HSB) \
|
|
|| (CONFIG_SYS_CLKDIV_HSB > CONFIG_SYS_CLKDIV_PBA) \
|
|
|| (CONFIG_SYS_CLKDIV_HSB > CONFIG_SYS_CLKDIV_PBB)
|
|
# error Constraint fCPU >= fHSB >= fPB{A,B} violated
|
|
#endif
|
|
#if defined(CONFIG_PLL) && ((CONFIG_SYS_PLL0_MUL < 1) || (CONFIG_SYS_PLL0_DIV < 1))
|
|
# error Invalid PLL multiplier and/or divider
|
|
#endif
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int arch_cpu_init(void)
|
|
{
|
|
extern void _evba(void);
|
|
|
|
gd->arch.cpu_hz = CONFIG_SYS_OSC0_HZ;
|
|
|
|
/* TODO: Move somewhere else, but needs to be run before we
|
|
* increase the clock frequency. */
|
|
hsmc3_writel(MODE0, 0x00031103);
|
|
hsmc3_writel(CYCLE0, 0x000c000d);
|
|
hsmc3_writel(PULSE0, 0x0b0a0906);
|
|
hsmc3_writel(SETUP0, 0x00010002);
|
|
|
|
clk_init();
|
|
|
|
/* Update the CPU speed according to the PLL configuration */
|
|
gd->arch.cpu_hz = get_cpu_clk_rate();
|
|
|
|
/* Set up the exception handler table and enable exceptions */
|
|
sysreg_write(EVBA, (unsigned long)&_evba);
|
|
asm volatile("csrf %0" : : "i"(SYSREG_EM_OFFSET));
|
|
|
|
return 0;
|
|
}
|
|
|
|
void prepare_to_boot(void)
|
|
{
|
|
/* Flush both caches and the write buffer */
|
|
asm volatile("cache %0[4], 010\n\t"
|
|
"cache %0[0], 000\n\t"
|
|
"sync 0" : : "r"(0) : "memory");
|
|
}
|
|
|
|
int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
/* This will reset the CPU core, caches, MMU and all internal busses */
|
|
__builtin_mtdr(8, 1 << 13); /* set DC:DBE */
|
|
__builtin_mtdr(8, 1 << 30); /* set DC:RES */
|
|
|
|
/* Flush the pipeline before we declare it a failure */
|
|
asm volatile("sub pc, pc, -4");
|
|
|
|
return -1;
|
|
}
|