mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-19 08:28:51 +09:00
![wdenk](/assets/img/avatar_default.png)
Add support for OMAP730 Perseus2 Development board * Patch by Alan J. Luse, 29 Apr 2004: Fix flash chip-select (OR0) option register setting on FADS boards. * Patch by Alan J. Luse, 29 Apr 2004: Report MII network speed and duplex setting properly when auto-negotiate is not enabled. * Patch by Jarrett Redd, 29 Apr 2004: Fix hang on reset on Ocotea board due to flash in wrong mode.
255 lines
5.9 KiB
C
255 lines
5.9 KiB
C
/*
|
|
* (C) Copyright 2001
|
|
* Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* This provides a bit-banged interface to the ethernet MII management
|
|
* channel.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <miiphy.h>
|
|
|
|
#if defined(CONFIG_MII) || (CONFIG_COMMANDS & CFG_CMD_MII)
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Read the OUI, manufacture's model number, and revision number.
|
|
*
|
|
* OUI: 22 bits (unsigned int)
|
|
* Model: 6 bits (unsigned char)
|
|
* Revision: 4 bits (unsigned char)
|
|
*
|
|
* Returns:
|
|
* 0 on success
|
|
*/
|
|
int miiphy_info (unsigned char addr,
|
|
unsigned int *oui,
|
|
unsigned char *model, unsigned char *rev)
|
|
{
|
|
unsigned int reg = 0;
|
|
unsigned short tmp;
|
|
|
|
if (miiphy_read (addr, PHY_PHYIDR2, &tmp) != 0) {
|
|
#ifdef DEBUG
|
|
puts ("PHY ID register 2 read failed\n");
|
|
#endif
|
|
return (-1);
|
|
}
|
|
reg = tmp;
|
|
|
|
#ifdef DEBUG
|
|
printf ("PHY_PHYIDR2 @ 0x%x = 0x%04x\n", addr, reg);
|
|
#endif
|
|
if (reg == 0xFFFF) {
|
|
/* No physical device present at this address */
|
|
return (-1);
|
|
}
|
|
|
|
if (miiphy_read (addr, PHY_PHYIDR1, &tmp) != 0) {
|
|
#ifdef DEBUG
|
|
puts ("PHY ID register 1 read failed\n");
|
|
#endif
|
|
return (-1);
|
|
}
|
|
reg |= tmp << 16;
|
|
#ifdef DEBUG
|
|
printf ("PHY_PHYIDR[1,2] @ 0x%x = 0x%08x\n", addr, reg);
|
|
#endif
|
|
*oui = ( reg >> 10);
|
|
*model = (unsigned char) ((reg >> 4) & 0x0000003F);
|
|
*rev = (unsigned char) ( reg & 0x0000000F);
|
|
return (0);
|
|
}
|
|
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Reset the PHY.
|
|
* Returns:
|
|
* 0 on success
|
|
*/
|
|
int miiphy_reset (unsigned char addr)
|
|
{
|
|
unsigned short reg;
|
|
int loop_cnt;
|
|
|
|
if (miiphy_write (addr, PHY_BMCR, 0x8000) != 0) {
|
|
#ifdef DEBUG
|
|
puts ("PHY reset failed\n");
|
|
#endif
|
|
return (-1);
|
|
}
|
|
#ifdef CONFIG_PHY_RESET_DELAY
|
|
udelay (CONFIG_PHY_RESET_DELAY); /* Intel LXT971A needs this */
|
|
#endif
|
|
/*
|
|
* Poll the control register for the reset bit to go to 0 (it is
|
|
* auto-clearing). This should happen within 0.5 seconds per the
|
|
* IEEE spec.
|
|
*/
|
|
loop_cnt = 0;
|
|
reg = 0x8000;
|
|
while (((reg & 0x8000) != 0) && (loop_cnt++ < 1000000)) {
|
|
if (miiphy_read (addr, PHY_BMCR, ®) != 0) {
|
|
# ifdef DEBUG
|
|
puts ("PHY status read failed\n");
|
|
# endif
|
|
return (-1);
|
|
}
|
|
}
|
|
if ((reg & 0x8000) == 0) {
|
|
return (0);
|
|
} else {
|
|
puts ("PHY reset timed out\n");
|
|
return (-1);
|
|
}
|
|
return (0);
|
|
}
|
|
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Determine the ethernet speed (10/100).
|
|
*/
|
|
int miiphy_speed (unsigned char addr)
|
|
{
|
|
unsigned short reg;
|
|
|
|
#if defined(CONFIG_PHY_GIGE)
|
|
if (miiphy_read (addr, PHY_1000BTSR, ®)) {
|
|
printf ("PHY 1000BT Status read failed\n");
|
|
} else {
|
|
if (reg != 0xFFFF) {
|
|
if ((reg & (PHY_1000BTSR_1000FD | PHY_1000BTSR_1000HD)) !=0) {
|
|
return (_1000BASET);
|
|
}
|
|
}
|
|
}
|
|
#endif /* CONFIG_PHY_GIGE */
|
|
|
|
/* Check Basic Management Control Register first. */
|
|
if (miiphy_read (addr, PHY_BMCR, ®)) {
|
|
puts ("PHY speed read failed, assuming 10bT\n");
|
|
return (_10BASET);
|
|
}
|
|
/* Check if auto-negotiation is on. */
|
|
if ((reg & PHY_BMCR_AUTON) != 0) {
|
|
/* Get auto-negotiation results. */
|
|
if (miiphy_read (addr, PHY_ANLPAR, ®)) {
|
|
puts ("PHY AN speed read failed, assuming 10bT\n");
|
|
return (_10BASET);
|
|
}
|
|
if ((reg & PHY_ANLPAR_100) != 0) {
|
|
return (_100BASET);
|
|
} else {
|
|
return (_10BASET);
|
|
}
|
|
}
|
|
/* Get speed from basic control settings. */
|
|
else if (reg & PHY_BMCR_100MB) {
|
|
return (_100BASET);
|
|
} else {
|
|
return (_10BASET);
|
|
}
|
|
|
|
}
|
|
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Determine full/half duplex.
|
|
*/
|
|
int miiphy_duplex (unsigned char addr)
|
|
{
|
|
unsigned short reg;
|
|
|
|
#if defined(CONFIG_PHY_GIGE)
|
|
if (miiphy_read (addr, PHY_1000BTSR, ®)) {
|
|
printf ("PHY 1000BT Status read failed\n");
|
|
} else {
|
|
if ( (reg != 0xFFFF) &&
|
|
(reg & (PHY_1000BTSR_1000FD | PHY_1000BTSR_1000HD)) ) {
|
|
if ((reg & PHY_1000BTSR_1000FD) !=0) {
|
|
return (FULL);
|
|
} else {
|
|
return (HALF);
|
|
}
|
|
}
|
|
}
|
|
#endif /* CONFIG_PHY_GIGE */
|
|
|
|
/* Check Basic Management Control Register first. */
|
|
if (miiphy_read (addr, PHY_BMCR, ®)) {
|
|
puts ("PHY duplex read failed, assuming half duplex\n");
|
|
return (HALF);
|
|
}
|
|
/* Check if auto-negotiation is on. */
|
|
if ((reg & PHY_BMCR_AUTON) != 0) {
|
|
/* Get auto-negotiation results. */
|
|
if (miiphy_read (addr, PHY_ANLPAR, ®)) {
|
|
puts ("PHY AN duplex read failed, assuming half duplex\n");
|
|
return (HALF);
|
|
}
|
|
|
|
if ((reg & (PHY_ANLPAR_10FD | PHY_ANLPAR_TXFD)) != 0) {
|
|
return (FULL);
|
|
} else {
|
|
return (HALF);
|
|
}
|
|
}
|
|
/* Get speed from basic control settings. */
|
|
else if (reg & PHY_BMCR_DPLX) {
|
|
return (FULL);
|
|
} else {
|
|
return (HALF);
|
|
}
|
|
|
|
}
|
|
|
|
#ifdef CFG_FAULT_ECHO_LINK_DOWN
|
|
/*****************************************************************************
|
|
*
|
|
* Determine link status
|
|
*/
|
|
int miiphy_link (unsigned char addr)
|
|
{
|
|
unsigned short reg;
|
|
|
|
/* dummy read; needed to latch some phys */
|
|
(void)miiphy_read(addr, PHY_BMSR, ®);
|
|
if (miiphy_read (addr, PHY_BMSR, ®)) {
|
|
puts ("PHY_BMSR read failed, assuming no link\n");
|
|
return (0);
|
|
}
|
|
|
|
/* Determine if a link is active */
|
|
if ((reg & PHY_BMSR_LS) != 0) {
|
|
return (1);
|
|
} else {
|
|
return (0);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#endif /* CONFIG_MII || (CONFIG_COMMANDS & CFG_CMD_MII) */
|