mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-31 06:18:51 +09:00
![Mike Frysinger](/assets/img/avatar_default.png)
This is long over due. All but two net drivers have been converted, but those have now been dropped. The only thing left to do is actually delete all references to NET_MULTI and code that is compiled when that is not defined. So here we scrub the core code. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
366 lines
9.7 KiB
C
366 lines
9.7 KiB
C
/*-----------------------------------------------------------------------------+
|
|
| This source code is dual-licensed. You may use it under the terms of the
|
|
| GNU General Public License version 2, or under the license below.
|
|
|
|
|
| This source code has been made available to you by IBM on an AS-IS
|
|
| basis. Anyone receiving this source is licensed under IBM
|
|
| copyrights to use it in any way he or she deems fit, including
|
|
| copying it, modifying it, compiling it, and redistributing it either
|
|
| with or without modifications. No license under IBM patents or
|
|
| patent applications is to be implied by the copyright license.
|
|
|
|
|
| Any user of this software should understand that IBM cannot provide
|
|
| technical support for this software and will not be responsible for
|
|
| any consequences resulting from the use of this software.
|
|
|
|
|
| Any person who transfers this source code or any derivative work
|
|
| must include the IBM copyright notice, this paragraph, and the
|
|
| preceding two paragraphs in the transferred software.
|
|
|
|
|
| COPYRIGHT I B M CORPORATION 1995
|
|
| LICENSED MATERIAL - PROGRAM PROPERTY OF I B M
|
|
+-----------------------------------------------------------------------------*/
|
|
/*-----------------------------------------------------------------------------+
|
|
|
|
|
| File Name: miiphy.c
|
|
|
|
|
| Function: This module has utilities for accessing the MII PHY through
|
|
| the EMAC3 macro.
|
|
|
|
|
| Author: Mark Wisner
|
|
|
|
|
+-----------------------------------------------------------------------------*/
|
|
|
|
/* define DEBUG for debugging output (obviously ;-)) */
|
|
#if 0
|
|
#define DEBUG
|
|
#endif
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
#include <ppc_asm.tmpl>
|
|
#include <commproc.h>
|
|
#include <asm/ppc4xx-emac.h>
|
|
#include <asm/ppc4xx-mal.h>
|
|
#include <miiphy.h>
|
|
|
|
#if !defined(CONFIG_PHY_CLK_FREQ)
|
|
#define CONFIG_PHY_CLK_FREQ 0
|
|
#endif
|
|
|
|
/***********************************************************/
|
|
/* Dump out to the screen PHY regs */
|
|
/***********************************************************/
|
|
|
|
void miiphy_dump (char *devname, unsigned char addr)
|
|
{
|
|
unsigned long i;
|
|
unsigned short data;
|
|
|
|
for (i = 0; i < 0x1A; i++) {
|
|
if (miiphy_read (devname, addr, i, &data)) {
|
|
printf ("read error for reg %lx\n", i);
|
|
return;
|
|
}
|
|
printf ("Phy reg %lx ==> %4x\n", i, data);
|
|
|
|
/* jump to the next set of regs */
|
|
if (i == 0x07)
|
|
i = 0x0f;
|
|
|
|
} /* end for loop */
|
|
} /* end dump */
|
|
|
|
/***********************************************************/
|
|
/* (Re)start autonegotiation */
|
|
/***********************************************************/
|
|
int phy_setup_aneg (char *devname, unsigned char addr)
|
|
{
|
|
u16 bmcr;
|
|
|
|
#if defined(CONFIG_PHY_DYNAMIC_ANEG)
|
|
/*
|
|
* Set up advertisement based on capablilities reported by the PHY.
|
|
* This should work for both copper and fiber.
|
|
*/
|
|
u16 bmsr;
|
|
#if defined(CONFIG_PHY_GIGE)
|
|
u16 exsr = 0x0000;
|
|
#endif
|
|
|
|
miiphy_read (devname, addr, MII_BMSR, &bmsr);
|
|
|
|
#if defined(CONFIG_PHY_GIGE)
|
|
if (bmsr & BMSR_ESTATEN)
|
|
miiphy_read (devname, addr, MII_ESTATUS, &exsr);
|
|
|
|
if (exsr & (ESTATUS_1000XF | ESTATUS_1000XH)) {
|
|
/* 1000BASE-X */
|
|
u16 anar = 0x0000;
|
|
|
|
if (exsr & ESTATUS_1000XF)
|
|
anar |= ADVERTISE_1000XFULL;
|
|
|
|
if (exsr & ESTATUS_1000XH)
|
|
anar |= ADVERTISE_1000XHALF;
|
|
|
|
miiphy_write (devname, addr, MII_ADVERTISE, anar);
|
|
} else
|
|
#endif
|
|
{
|
|
u16 anar, btcr;
|
|
|
|
miiphy_read (devname, addr, MII_ADVERTISE, &anar);
|
|
anar &= ~(0x5000 | LPA_100BASE4 | LPA_100FULL |
|
|
LPA_100HALF | LPA_10FULL | LPA_10HALF);
|
|
|
|
miiphy_read (devname, addr, MII_CTRL1000, &btcr);
|
|
btcr &= ~(0x00FF | PHY_1000BTCR_1000FD | PHY_1000BTCR_1000HD);
|
|
|
|
if (bmsr & BMSR_100BASE4)
|
|
anar |= LPA_100BASE4;
|
|
|
|
if (bmsr & BMSR_100FULL)
|
|
anar |= LPA_100FULL;
|
|
|
|
if (bmsr & BMSR_100HALF)
|
|
anar |= LPA_100HALF;
|
|
|
|
if (bmsr & BMSR_10FULL)
|
|
anar |= LPA_10FULL;
|
|
|
|
if (bmsr & BMSR_10HALF)
|
|
anar |= LPA_10HALF;
|
|
|
|
miiphy_write (devname, addr, MII_ADVERTISE, anar);
|
|
|
|
#if defined(CONFIG_PHY_GIGE)
|
|
if (exsr & ESTATUS_1000_TFULL)
|
|
btcr |= PHY_1000BTCR_1000FD;
|
|
|
|
if (exsr & ESTATUS_1000_THALF)
|
|
btcr |= PHY_1000BTCR_1000HD;
|
|
|
|
miiphy_write (devname, addr, MII_CTRL1000, btcr);
|
|
#endif
|
|
}
|
|
|
|
#else /* defined(CONFIG_PHY_DYNAMIC_ANEG) */
|
|
/*
|
|
* Set up standard advertisement
|
|
*/
|
|
u16 adv;
|
|
|
|
miiphy_read (devname, addr, MII_ADVERTISE, &adv);
|
|
adv |= (LPA_LPACK | LPA_100FULL | LPA_100HALF |
|
|
LPA_10FULL | LPA_10HALF);
|
|
miiphy_write (devname, addr, MII_ADVERTISE, adv);
|
|
|
|
miiphy_read (devname, addr, MII_CTRL1000, &adv);
|
|
adv |= (0x0300);
|
|
miiphy_write (devname, addr, MII_CTRL1000, adv);
|
|
|
|
#endif /* defined(CONFIG_PHY_DYNAMIC_ANEG) */
|
|
|
|
/* Start/Restart aneg */
|
|
miiphy_read (devname, addr, MII_BMCR, &bmcr);
|
|
bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
|
|
miiphy_write (devname, addr, MII_BMCR, bmcr);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/***********************************************************/
|
|
/* read a phy reg and return the value with a rc */
|
|
/***********************************************************/
|
|
/* AMCC_TODO:
|
|
* Find out of the choice for the emac for MDIO is from the bridges,
|
|
* i.e. ZMII or RGMII as approporiate. If the bridges are not used
|
|
* to determine the emac for MDIO, then is the SDR0_ETH_CFG[MDIO_SEL]
|
|
* used? If so, then this routine below does not apply to the 460EX/GT.
|
|
*
|
|
* sr: Currently on 460EX only EMAC0 works with MDIO, so we always
|
|
* return EMAC0 offset here
|
|
* vg: For 460EX/460GT if internal GPCS PHY address is specified
|
|
* return appropriate EMAC offset
|
|
*/
|
|
unsigned int miiphy_getemac_offset(u8 addr)
|
|
{
|
|
#if defined(CONFIG_440) && \
|
|
!defined(CONFIG_440SP) && !defined(CONFIG_440SPE) && \
|
|
!defined(CONFIG_460EX) && !defined(CONFIG_460GT)
|
|
unsigned long zmii;
|
|
unsigned long eoffset;
|
|
|
|
/* Need to find out which mdi port we're using */
|
|
zmii = in_be32((void *)ZMII0_FER);
|
|
|
|
if (zmii & (ZMII_FER_MDI << ZMII_FER_V (0)))
|
|
/* using port 0 */
|
|
eoffset = 0;
|
|
|
|
else if (zmii & (ZMII_FER_MDI << ZMII_FER_V (1)))
|
|
/* using port 1 */
|
|
eoffset = 0x100;
|
|
|
|
else if (zmii & (ZMII_FER_MDI << ZMII_FER_V (2)))
|
|
/* using port 2 */
|
|
eoffset = 0x400;
|
|
|
|
else if (zmii & (ZMII_FER_MDI << ZMII_FER_V (3)))
|
|
/* using port 3 */
|
|
eoffset = 0x600;
|
|
|
|
else {
|
|
/* None of the mdi ports are enabled! */
|
|
/* enable port 0 */
|
|
zmii |= ZMII_FER_MDI << ZMII_FER_V (0);
|
|
out_be32((void *)ZMII0_FER, zmii);
|
|
eoffset = 0;
|
|
/* need to soft reset port 0 */
|
|
zmii = in_be32((void *)EMAC0_MR0);
|
|
zmii |= EMAC_MR0_SRST;
|
|
out_be32((void *)EMAC0_MR0, zmii);
|
|
}
|
|
|
|
return (eoffset);
|
|
#else
|
|
|
|
#if defined(CONFIG_405EX)
|
|
unsigned long rgmii;
|
|
int devnum = 1;
|
|
|
|
rgmii = in_be32((void *)RGMII_FER);
|
|
if (rgmii & (1 << (19 - devnum)))
|
|
return 0x100;
|
|
#endif
|
|
|
|
#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
|
|
u32 eoffset = 0;
|
|
|
|
switch (addr) {
|
|
#if defined(CONFIG_HAS_ETH1) && defined(CONFIG_GPCS_PHY1_ADDR)
|
|
case CONFIG_GPCS_PHY1_ADDR:
|
|
if (addr == EMAC_MR1_IPPA_GET(in_be32((void *)EMAC0_MR1 + 0x100)))
|
|
eoffset = 0x100;
|
|
break;
|
|
#endif
|
|
#if defined(CONFIG_HAS_ETH2) && defined(CONFIG_GPCS_PHY2_ADDR)
|
|
case CONFIG_GPCS_PHY2_ADDR:
|
|
if (addr == EMAC_MR1_IPPA_GET(in_be32((void *)EMAC0_MR1 + 0x300)))
|
|
eoffset = 0x300;
|
|
break;
|
|
#endif
|
|
#if defined(CONFIG_HAS_ETH3) && defined(CONFIG_GPCS_PHY3_ADDR)
|
|
case CONFIG_GPCS_PHY3_ADDR:
|
|
if (addr == EMAC_MR1_IPPA_GET(in_be32((void *)EMAC0_MR1 + 0x400)))
|
|
eoffset = 0x400;
|
|
break;
|
|
#endif
|
|
default:
|
|
eoffset = 0;
|
|
break;
|
|
}
|
|
return eoffset;
|
|
#endif
|
|
|
|
return 0;
|
|
#endif
|
|
}
|
|
|
|
static int emac_miiphy_wait(u32 emac_reg)
|
|
{
|
|
u32 sta_reg;
|
|
int i;
|
|
|
|
/* wait for completion */
|
|
i = 0;
|
|
do {
|
|
sta_reg = in_be32((void *)EMAC0_STACR + emac_reg);
|
|
if (i++ > 5) {
|
|
debug("%s [%d]: Timeout! EMAC0_STACR=0x%0x\n", __func__,
|
|
__LINE__, sta_reg);
|
|
return -1;
|
|
}
|
|
udelay(10);
|
|
} while ((sta_reg & EMAC_STACR_OC) == EMAC_STACR_OC_MASK);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int emac_miiphy_command(u8 addr, u8 reg, int cmd, u16 value)
|
|
{
|
|
u32 emac_reg;
|
|
u32 sta_reg;
|
|
|
|
emac_reg = miiphy_getemac_offset(addr);
|
|
|
|
/* wait for completion */
|
|
if (emac_miiphy_wait(emac_reg) != 0)
|
|
return -1;
|
|
|
|
sta_reg = reg; /* reg address */
|
|
|
|
/* set clock (50MHz) and read flags */
|
|
#if defined(CONFIG_440GX) || defined(CONFIG_440SPE) || \
|
|
defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
|
|
defined(CONFIG_460EX) || defined(CONFIG_460GT) || \
|
|
defined(CONFIG_405EX)
|
|
#if defined(CONFIG_IBM_EMAC4_V4) /* EMAC4 V4 changed bit setting */
|
|
sta_reg = (sta_reg & ~EMAC_STACR_OP_MASK) | cmd;
|
|
#else
|
|
sta_reg |= cmd;
|
|
#endif
|
|
#else
|
|
sta_reg = (sta_reg | cmd) & ~EMAC_STACR_CLK_100MHZ;
|
|
#endif
|
|
|
|
/* Some boards (mainly 405EP based) define the PHY clock freqency fixed */
|
|
sta_reg = sta_reg | CONFIG_PHY_CLK_FREQ;
|
|
sta_reg = sta_reg | ((u32)addr << 5); /* Phy address */
|
|
sta_reg = sta_reg | EMAC_STACR_OC_MASK; /* new IBM emac v4 */
|
|
if (cmd == EMAC_STACR_WRITE)
|
|
memcpy(&sta_reg, &value, 2); /* put in data */
|
|
|
|
out_be32((void *)EMAC0_STACR + emac_reg, sta_reg);
|
|
debug("%s [%d]: sta_reg=%08x\n", __func__, __LINE__, sta_reg);
|
|
|
|
/* wait for completion */
|
|
if (emac_miiphy_wait(emac_reg) != 0)
|
|
return -1;
|
|
|
|
debug("%s [%d]: sta_reg=%08x\n", __func__, __LINE__, sta_reg);
|
|
if ((sta_reg & EMAC_STACR_PHYE) != 0)
|
|
return -1;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int emac4xx_miiphy_read (const char *devname, unsigned char addr, unsigned char reg,
|
|
unsigned short *value)
|
|
{
|
|
unsigned long sta_reg;
|
|
unsigned long emac_reg;
|
|
|
|
emac_reg = miiphy_getemac_offset(addr);
|
|
|
|
if (emac_miiphy_command(addr, reg, EMAC_STACR_READ, 0) != 0)
|
|
return -1;
|
|
|
|
sta_reg = in_be32((void *)EMAC0_STACR + emac_reg);
|
|
*value = sta_reg >> 16;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/***********************************************************/
|
|
/* write a phy reg and return the value with a rc */
|
|
/***********************************************************/
|
|
|
|
int emac4xx_miiphy_write (const char *devname, unsigned char addr, unsigned char reg,
|
|
unsigned short value)
|
|
{
|
|
return emac_miiphy_command(addr, reg, EMAC_STACR_WRITE, value);
|
|
}
|