brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-07-22 19:09:43 +09:00
Code Issues Projects Releases Wiki Activity
5d1a7a9d20
u-boot-brain/arch/arm/cpu/armv7
History
Xiaoliang Yang f85a8e8d1d armv7: LS1021a: enable i-cache in start.S 
Delete CONFIG_SKIP_LOWLEVEL_INIT define in ls1021atwr.h and
ls1021aqds.h can let it run cpu_init_cp15 to enable i-cache. First
stage of u-boot can run faster after that. There is a description
about skip lowlevel init in board/freescale/ls1021atwr/README.

Signed-off-by: Xiaoliang Yang <xiaoliang.yang@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2016-10-06 09:55:08 -07:00
..
am33xx am33xx: config.mk: Fix option used to enable SPI SPL image type 2016-10-02 08:10:00 -04:00
bcm235xx treewide: replace #include <asm/errno.h> with <linux/errno.h> 2016-09-23 17:55:42 -04:00
bcm281xx treewide: replace #include <asm/errno.h> with <linux/errno.h> 2016-09-23 17:55:42 -04:00
bcmcygnus arm: bcmcygnus: Add bcmcygnus u-architecture 2014-08-30 07:46:40 -04:00
bcmnsp arm: bcmnsp: Add bcmnsp u-architecture 2014-08-30 07:46:40 -04:00
iproc-common arm: iproc: Initial commit of iproc architecture code 2014-08-30 07:46:40 -04:00
kona-common board: arm:: Add support for Broadcom BCM23550 2016-06-13 08:56:02 -04:00
ls102xa armv7: LS1021a: enable i-cache in start.S 2016-10-06 09:55:08 -07:00
mx5 treewide: replace #include <asm/errno.h> with <linux/errno.h> 2016-09-23 17:55:42 -04:00
mx6 treewide: replace #include <asm/errno.h> with <linux/errno.h> 2016-09-23 17:55:42 -04:00
mx7 treewide: replace #include <asm/errno.h> with <linux/errno.h> 2016-09-23 17:55:42 -04:00
omap3 Convert CONFIG_SPL_SERIAL_SUPPORT to Kconfig 2016-09-16 17:27:19 -04:00
omap4 Convert CONFIG_SPL_SERIAL_SUPPORT to Kconfig 2016-09-16 17:27:19 -04:00
omap5 ARM: omap5: add fdt secure dram reservation fixup 2016-10-02 08:09:57 -04:00
omap-common ti: omap-common: Allow AM33xx devices to be built securely 2016-10-02 08:10:02 -04:00
s5p-common exynos: pwm: Add a driver for the exynos5 PWM 2016-05-25 13:25:18 +09:00
stv0991 stv0991: configure clock & pad muxing for qspi 2015-07-03 13:50:53 +05:30
sunxi ARM: Rework and correct barrier definitions 2016-08-05 07:23:57 -04:00
vf610 imx: vf610 add get_cpu_rev 2015-09-02 15:39:51 +02:00
arch_timer.c arm: add support for arch timer 2014-04-17 17:24:38 -04:00
cache_v7_asm.S arm: Replace v7_maint_dcache_all(ARMV7_DCACHE_INVAL_ALL) with asm code 2016-04-11 20:48:27 -04:00
cache_v7.c ARM: Rework and correct barrier definitions 2016-08-05 07:23:57 -04:00
config.mk ARM: move -march=* and -mtune= options to arch/arm/Makefile 2015-03-27 16:55:22 +01:00
cp15.c ARM: Introduce erratum workaround for 454179 2015-03-13 09:28:48 -04:00
cpu.c arm: Turn of d-cache before i-cache 2015-09-02 21:28:25 -06:00
Kconfig ARM: armv7: move ARMV7_PSCI_NR_CPUS to Kconfig 2016-09-07 08:48:54 -04:00
lowlevel_init.S ARM: SPL: Use CONFIG_SPL_DM not CONFIG_DM 2015-08-12 20:48:07 -04:00
Makefile armv7: LS1021a: enable i-cache in start.S 2016-10-06 09:55:08 -07:00
nonsec_virt.S ARM: PSCI: Split out common stack setup code from psci_arch_init 2016-07-15 15:54:56 +02:00
psci-common.c ARM: Rework and correct barrier definitions 2016-08-05 07:23:57 -04:00
psci.S armv7: psci: make v7_flush_dcache_all public for all psci code 2016-09-14 14:07:29 -07:00
start.S arm: Allow skipping of low-level init with I-cache on 2016-06-12 23:49:38 +02:00
syslib.c ARM: OMAP: hide custom bit manipulation function sr32() 2014-04-17 14:39:54 -04:00
virt-dt.c ARMv8/PSCI: Fixup the device tree for PSCI 2016-07-19 11:34:07 -07:00
virt-v7.c ARM: non-sec: flush code cacheline aligned 2016-08-12 09:22:15 -04:00