mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-17 07:28:51 +09:00
![]() The omap24xx driver only seems to support devices that have a single subaddress byte. With these types of devices, the first access in a bus transaction is usually a write (writes the subaddress) followed by either a read or write to access the devices registers. Many such devices will respond to a read as the first access, but there are at least some that will NACK such a read. (e.g. ADV7180.) The probe function attempts to detect a devices ACK to a read access only and fails to find devices that NACK a read. This commit modifies the probe function to start a write instead. This detects devices that respond to reads (since they must also respond to writes) as well as those that only respond to writes. The bus is immediately set to idle after a (N)ACK avoiding actually writing anything to the device. Signed-off-by: Nick Thompson <nick.thompson@ge.com> |
||
---|---|---|
.. | ||
bfin-twi_i2c.c | ||
davinci_i2c.c | ||
fsl_i2c.c | ||
Makefile | ||
mvtwsi.c | ||
mxc_i2c.c | ||
omap24xx_i2c.c | ||
omap24xx_i2c.h | ||
omap1510_i2c.c | ||
pca9564_i2c.c | ||
ppc4xx_i2c.c | ||
s3c24x0_i2c.c | ||
s3c44b0_i2c.c | ||
soft_i2c.c | ||
spr_i2c.c | ||
tsi108_i2c.c |