mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Valentin Longchamp](/assets/img/avatar_default.png)
This patch add support for the configuration of an external switch from the 88E6xxx series from Marvell trough an MDIO link using indirect adressing. This can be used if we do not want to use an EEPROM for the configuration. This driver is not generic and was not tested on other switches than the 88e6352. This is proposed as a first implementation that is somewhat limited but works and that can be used as a basis for further developments for this switch family. Signed-off-by: Valentin Longchamp <valentin.longchamp@keymile.com> cc: Holger Brunck <holger.brunck@keymile.com> cc: Prafulla Wadaskar <prafulla@marvell.com> cc: Joe Hershberger <joe.hershberger@gmail.com>
93 lines
2.2 KiB
C
93 lines
2.2 KiB
C
/*
|
|
* (C) Copyright 2012
|
|
* Valentin Lontgchamp, Keymile AG, valentin.longchamp@keymile.com
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef __MV886352_H
|
|
#define __MV886352_H
|
|
|
|
#include <common.h>
|
|
|
|
/* PHY registers */
|
|
#define PHY(itf) (itf)
|
|
|
|
#define PHY_CTRL 0x00
|
|
#define PHY_100_MBPS 0x2000
|
|
#define PHY_1_GBPS 0x0040
|
|
#define AUTONEG_EN 0x1000
|
|
#define AUTONEG_RST 0x0200
|
|
#define FULL_DUPLEX 0x0100
|
|
#define PHY_PWR_DOWN 0x0800
|
|
|
|
#define PHY_STATUS 0x01
|
|
#define AN1000FIX 0x0001
|
|
|
|
#define PHY_SPEC_CTRL 0x10
|
|
#define SPEC_PWR_DOWN 0x0004
|
|
#define AUTO_MDIX_EN 0x0060
|
|
|
|
#define PHY_1000_CTRL 0x9
|
|
|
|
#define NO_ADV 0x0000
|
|
#define ADV_1000_FDPX 0x0200
|
|
#define ADV_1000_HDPX 0x0100
|
|
|
|
#define PHY_PAGE 0x16
|
|
|
|
#define AN1000FIX_PAGE 0x00fc
|
|
|
|
/* PORT or MAC registers */
|
|
#define PORT(itf) (itf+0x10)
|
|
|
|
#define PORT_STATUS 0x00
|
|
#define NO_PHY_DETECT 0x0000
|
|
|
|
#define PORT_PHY 0x01
|
|
#define RX_RGMII_TIM 0x8000
|
|
#define TX_RGMII_TIM 0x4000
|
|
#define FLOW_CTRL_EN 0x0080
|
|
#define FLOW_CTRL_FOR 0x0040
|
|
#define LINK_VAL 0x0020
|
|
#define LINK_FOR 0x0010
|
|
#define FULL_DPX 0x0008
|
|
#define FULL_DPX_FOR 0x0004
|
|
#define NO_SPEED_FOR 0x0003
|
|
#define SPEED_1000_FOR 0x0002
|
|
#define SPEED_100_FOR 0x0001
|
|
#define SPEED_10_FOR 0x0000
|
|
|
|
#define PORT_CTRL 0x04
|
|
#define FORWARDING 0x0003
|
|
#define EGRS_FLD_ALL 0x000c
|
|
#define PORT_DIS 0x0000
|
|
|
|
struct mv88e_sw_reg {
|
|
u8 port;
|
|
u8 reg;
|
|
u16 value;
|
|
};
|
|
|
|
int mv88e_sw_reset(const char *devname, u8 phy_addr);
|
|
int mv88e_sw_program(const char *devname, u8 phy_addr,
|
|
struct mv88e_sw_reg *regs, int regs_nb);
|
|
|
|
#endif
|